Presentation is loading. Please wait.

Presentation is loading. Please wait.

On the Relevance of Wire Load Models Kenneth D. Boese, Cadence Design Systems, San Jose Andrew B. Kahng, UCSD CSE and ECE Depts., La Jolla Stefanus Mantik,

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "On the Relevance of Wire Load Models Kenneth D. Boese, Cadence Design Systems, San Jose Andrew B. Kahng, UCSD CSE and ECE Depts., La Jolla Stefanus Mantik,"— Presentation transcript:

1 On the Relevance of Wire Load Models Kenneth D. Boese, Cadence Design Systems, San Jose Andrew B. Kahng, UCSD CSE and ECE Depts., La Jolla Stefanus Mantik, UCLA CS Dept., Los Angeles

2 Why WLMs? Synthesis needs placement parasitics Placement needs synthesized netlist Chicken vs. egg WLMs estimate parastics pre-placement Wire cap = f(net fanout) But WLMs no longer accurate! (?)

3 Motivating Questions How inaccurate are WLMs? Are WLMs good for optimization? Are WLMs good for estimation? How use WLMs in optimization flow?

4 Previous Works “Bad” WLMs motivate post-placement synthesis –e.g., Lu et al. [7] Need for constructive estimators –Scheffer and Nequist [8] –“law of small numbers” Accuracy vs. fidelity –Boese et al. [1,2]

5 Kinds of WLMs Custom –multiple iterations Statistical –from library Structural –look at adjacent nets

6 Historical Design Flows No WLM –interconnect insignificant Custom WLMs –requires iterations Statistical WLMs –fewer iterations Add post-placement optimization –IPO, PB-Opt Post-placement only (integrated tool) –PKS, Physical Compiler, Blast Fusion

7 How Accurate Are WLMs? High Deviations  WLMs Inaccurate Normalized to Ave. Net Cap

8 Accuracy: Skew Measures What if long nets not critical? –timing-driven placement –buffer insertion So... Must Test WLMs in Actual Flows

9 Are WLMs Good for Optimization? Sufficient? Necessary? Compare different flows –real tool (PKS) –real designs

10 Default PKS Flow RTL Generic Netlist Mapped Netlist Placed Netlist Routed Netlist Technology mapping Timing opt Post-placement timing opt Global routing Area opt Placement

11 1.Area opt 2.Technology mapping 3.Timing opt 4.Placement 5.Post-pl timing opt 6.Global routing 7 Flow Variations Structural WLM Library WLM Custom WLM No WLM No Pre Pl Opt No Post Pl Logic Opt No Post Pl Opt

12 1.Area opt 2.Technology mapping 3.Timing opt Struct WLM 4.Placement 5.Post-pl timing opt 6.Global routing 7 Flow Variations Structural WLM Library WLM Custom WLM No WLM No Pre Pl Opt No Post Pl Logic Opt No Post Pl Opt

13 1.Area opt 2.Technology mapping 3.Timing opt Lib WLM 4.Placement 5.Post-pl timing opt 6.Global routing 7 Flow Variations Structural WLM Library WLM Custom WLM No WLM No Pre Pl Opt No Post Pl Logic Opt No Post Pl Opt

14 1.Area opt 2.Technology mapping 3.Timing opt Cust WLM 4.Placement 5.Post-pl timing opt 6.Global routing 7 Flow Variations Structural WLM Library WLM Custom WLM No WLM No Pre Pl Opt No Post Pl Logic Opt No Post Pl Opt

15 1.Area opt 2.Technology mapping 3.Timing opt WLM = 0 4.Placement 5.Post-pl timing opt 6.Global routing 7 Flow Variations Structural WLM Library WLM Custom WLM No WLM No Pre Pl Opt No Post Pl Logic Opt No Post Pl Opt

16 1.Area opt 2.Technology mapping 3.Timing opt 4.Placement 5.Post-pl timing opt 6.Global routing 7 Flow Variations Structural WLM Library WLM Custom WLM No WLM No Pre Pl Opt No Post Pl Logic Opt No Post Pl Opt

17 1.Area opt 2.Technology mapping 3.Timing opt Lib WLM 4.Placement 5.Post-pl timing opt No logic opt 6.Global routing 7 Flow Variations Structural WLM Library WLM Custom WLM No WLM No Pre Pl Opt No Post Pl Logic Opt No Post Pl Opt

18 1.Area opt 2.Technology mapping 3.Timing opt Lib WLM 4.Placement 5.Post-pl timing opt 6.Global routing 7 Flow Variations Structural WLM Library WLM Custom WLM No WLM No Pre Pl Opt No Post Pl Logic Opt No Post Pl Opt

19 Flow Comparisons Struct WLM Library WLM Custom WLM No preOpt No WLM No postLogicOpt No postOpt Struct WLM Library WLM Custom WLM No preOpt No WLM No postLogicOpt No postOpt

20 Implications WLMs not sufficient –post-place opt needed WLMs not necessary for good slacks (?) WLMs reduce running time Some improvement from Post Place Logic Opts

21 Do WLMs Give Good Estimates? WLM slack vs. groute slack Custom WLM

22 How Should We Use WLMs? How much optimism? Which WLM best? –Structural (?) –no extra input Multi-start? –different WLMs / optimism levels –is it randomness?

23 Caveats This tool, this version, these designs Global not detailed or extracted routing No clock tree Routability ignored –detours, strict Die size fixed Some designs pre-optimized

24 Conclusions / Future Work Strict accuracy not right question WLMs improve run time –NOT design quality (?) WLMs may be ballpark estimators Post-place opt indispensible –small gains from post-place logic opt Sensitivity analysis of placement and post-place opt

Download ppt "On the Relevance of Wire Load Models Kenneth D. Boese, Cadence Design Systems, San Jose Andrew B. Kahng, UCSD CSE and ECE Depts., La Jolla Stefanus Mantik,"

Similar presentations

OCV-Aware Top-Level Clock Tree Optimization

OCV-Aware Top-Level Clock Tree Optimization
Cadence Design Systems, Inc. Why Interconnect Prediction Doesn’t Work.

Cadence Design Systems, Inc. Why Interconnect Prediction Doesn’t Work.
Logic Synthesis – 3 Optimization Ahmed Hemani Sources: Synopsys Documentation.

Logic Synthesis – 3 Optimization Ahmed Hemani Sources: Synopsys Documentation.
Xing Wei, Wai-Chung Tang, Yu-Liang Wu Department of Computer Science and Engineering The Chinese University of HongKong

Xing Wei, Wai-Chung Tang, Yu-Liang Wu Department of Computer Science and Engineering The Chinese University of HongKong
Improving Placement under the Constant Delay Model Kolja Sulimma 1, Ingmar Neumann 1, Lukas Van Ginneken 2, Wolfgang Kunz 1 1 EE and IT Department University.

Improving Placement under the Constant Delay Model Kolja Sulimma 1, Ingmar Neumann 1, Lukas Van Ginneken 2, Wolfgang Kunz 1 1 EE and IT Department University.
Fast FPGA Resource Estimation Paul Schumacher & Pradip Jha Xilinx, Inc.

Fast FPGA Resource Estimation Paul Schumacher & Pradip Jha Xilinx, Inc.
High-Level Constructors and Estimators Majid Sarrafzadeh and Jason Cong Computer Science Department

High-Level Constructors and Estimators Majid Sarrafzadeh and Jason Cong Computer Science Department
Noise Model for Multiple Segmented Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu †, Niranjan A. Pol ‡ and Devendra Vidhani* UCSD CSE and ECE.

Noise Model for Multiple Segmented Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu †, Niranjan A. Pol ‡ and Devendra Vidhani* UCSD CSE and ECE.
CSE241 Formal Verification.1Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 6: Formal Verification.

CSE241 Formal Verification.1Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 6: Formal Verification.
UC San Diego / VLSI CAD Laboratory NOLO: A No-Loop, Predictive Useful Skew Methodology for Improved Timing in IC Implementation Tuck-Boon Chan, Andrew.

UC San Diego / VLSI CAD Laboratory NOLO: A No-Loop, Predictive Useful Skew Methodology for Improved Timing in IC Implementation Tuck-Boon Chan, Andrew.
A System for Automatic Recording and Prediction of Design Quality Metrics Andrew B. Kahng and Stefanus Mantik* UCSD CSE and ECE Depts., La Jolla, CA *UCLA.

A System for Automatic Recording and Prediction of Design Quality Metrics Andrew B. Kahng and Stefanus Mantik* UCSD CSE and ECE Depts., La Jolla, CA *UCLA.
On Mismatches Between Incremental Optimizers and Instance Perturbation in Physical Design Tools Andrew B. Kahng and Stefanus Mantik UCSD CSE & ECE Depts.,

On Mismatches Between Incremental Optimizers and Instance Perturbation in Physical Design Tools Andrew B. Kahng and Stefanus Mantik UCSD CSE & ECE Depts.,
1 09/07/01 PD: Verification Vs. Modification Global Routing Detail Routing Placement Clock Tree Synthesis Power/Ground Stripes, Rings Routing IO Pad Placement.

1 09/07/01 PD: Verification Vs. Modification Global Routing Detail Routing Placement Clock Tree Synthesis Power/Ground Stripes, Rings Routing IO Pad Placement.
METRICS: A System Architecture for Design Process Optimization Andrew B. Kahng and Stefanus Mantik* UCSD CSE Dept., La Jolla, CA *UCLA CS Dept., Los Angeles,

METRICS: A System Architecture for Design Process Optimization Andrew B. Kahng and Stefanus Mantik* UCSD CSE Dept., La Jolla, CA *UCLA CS Dept., Los Angeles,
METRICS: A System Architecture for Design Process Optimization Andrew B. Kahng and Stefanus Mantik* UCSD CSE and ECE Depts., La Jolla, CA *UCLA CS Dept.,

METRICS: A System Architecture for Design Process Optimization Andrew B. Kahng and Stefanus Mantik* UCSD CSE and ECE Depts., La Jolla, CA *UCLA CS Dept.,
Architectural-Level Prediction of Interconnect Wirelength and Fanout Kwangok Jeong, Andrew B. Kahng and Kambiz Samadi UCSD VLSI CAD Laboratory

Architectural-Level Prediction of Interconnect Wirelength and Fanout Kwangok Jeong, Andrew B. Kahng and Kambiz Samadi UCSD VLSI CAD Laboratory
Local Unidirectional Bias for Smooth Cutsize-delay Tradeoff in Performance-driven Partitioning Andrew B. Kahng and Xu Xu UCSD CSE and ECE Depts. Work supported.

Local Unidirectional Bias for Smooth Cutsize-delay Tradeoff in Performance-driven Partitioning Andrew B. Kahng and Xu Xu UCSD CSE and ECE Depts. Work supported.
On Modeling and Sensitivity of Via Count in SOC Physical Implementation Kwangok Jeong Andrew B. Kahng.

On Modeling and Sensitivity of Via Count in SOC Physical Implementation Kwangok Jeong Andrew B. Kahng.
Placement Feedback: A Concept and Method for Better Min-Cut Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La.

Placement Feedback: A Concept and Method for Better Min-Cut Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La.
Measurement of Inherent Noise in EDA Tools Andrew B. Kahng* and Stefanus Mantik * UCSD CSE and ECE Departments, La Jolla, CA UCLA CS Department, Los Angeles,

Measurement of Inherent Noise in EDA Tools Andrew B. Kahng* and Stefanus Mantik * UCSD CSE and ECE Departments, La Jolla, CA UCLA CS Department, Los Angeles,

Similar presentations

Ads by Google