Download presentation
Presentation is loading. Please wait.
1
8/30/05ELEC5970-001/6970-001 Lecture 31 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits Capacitance in a CMOS Circuit Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering Auburn University http://www.eng.auburn.edu/~vagrawal vagrawal@eng.auburn.edu
2
8/30/05ELEC5970-001/6970-001 Lecture 32 Capacitances In Out C1C1 C2C2 V DD GND CWCW
3
8/30/05ELEC5970-001/6970-001 Lecture 33 Miller Capacitance In Out C1C1 C2C2 V DD GND CWCW CMCM
4
8/30/05ELEC5970-001/6970-001 Lecture 34 Before Transition In Out C1C1 C2C2 V DD GND CWCW CMCM 0 +V DD
5
8/30/05ELEC5970-001/6970-001 Lecture 35 After Transition In Out C1C1 C2C2 V DD GND CWCW CMCM 0 -V DD Energy from supply = 2 C M V DD 2 Effective capacitance = 2 C M
6
8/30/05ELEC5970-001/6970-001 Lecture 36 Capacitances in MOSFET SourceDrain Gate oxide Gate Bulk CsCs CdCd CgCg C gd C gs
7
8/30/05ELEC5970-001/6970-001 Lecture 37 Bulk nMOSFET n+ p-type body (bulk) n+ L W SiO 2 Thickness = t ox Gate Source Drain Polysilicon
8
8/30/05ELEC5970-001/6970-001 Lecture 38 Gate Capacitance C g = C ox WL = C 0, intrinsic cap. C g = C permicron W ε ox C permicron =C ox L=── L t ox where ε ox = 3.9ε 0 for Silicon dioxide = 3.9×8.85×10 -14 F/cm
9
8/30/05ELEC5970-001/6970-001 Lecture 39 Intrinsic Capacitances Capacitance Region of operation CutoffLinearSaturation CgbC0C0 00 Cgs0C 0 /22/3 C 0 Cgd0C 0 /20 Cg = Cgs+Cgd+Cgb C0C0 C0C0 2/3 C 0 Weste and Harris, CMOS VLSI Design, Addison-Wesley, 2005, p. 78.
10
8/30/05ELEC5970-001/6970-001 Lecture 310 Low-Power Transistors Device scaling to reduce capacitance and voltage. Body bias to reduce threshold voltage and leakage. Multiple threshold CMOS (MTCMOS). Silicon on insulator (SOI)
11
8/30/05ELEC5970-001/6970-001 Lecture 311 Device Scaling Reduced dimensions –Reduce supply voltage –Reduce capacitances –Reduce delay –Increase leakage due to reduced V DD / V t
12
8/30/05ELEC5970-001/6970-001 Lecture 312 Optimum Threshold Voltage V DD / V t 01234560123456 Delay or Energy-delay product Delay Energy-delay product V t = 0.7V V t = 0.3V
13
8/30/05ELEC5970-001/6970-001 Lecture 313 Bulk CMOS Inverter Polysilicon (input) SiO 2 p+ n+ p+ n+ n-well p-substrate (bulk) metal 1 VDDGND Output
Similar presentations
© 2024 SlidePlayer.com. Inc.
All rights reserved.