Presentation is loading. Please wait.

Presentation is loading. Please wait.

Communication IC & Signal Processing Lab. Chih-Peng Fan1 PreSim CoreGenerator IP in ISE 5.1i with Verilog HDL.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Communication IC & Signal Processing Lab. Chih-Peng Fan1 PreSim CoreGenerator IP in ISE 5.1i with Verilog HDL."— Presentation transcript:

1 Communication IC & Signal Processing Lab. Chih-Peng Fan1 PreSim CoreGenerator IP in ISE 5.1i with Verilog HDL

2 Communication IC & Signal Processing Lab. Chih-Peng Fan2 Step 1. Compile CoreGen libarary compxlib -s mti_pe -f all -l all -o c:\modeltech_5.6b\xilinx_libs

3 Chih-Peng Fan3 Step 2. Create CoreGen libarary Verilog lib

4 Communication IC & Signal Processing Lab. Chih-Peng Fan4 Step 3. Run Xilinx CORE Generator

5 Communication IC & Signal Processing Lab. Chih-Peng Fan5 Step 4. Choose Multiplier IP

6 Communication IC & Signal Processing Lab. Chih-Peng Fan6 Step 5. Create files from CORE Generator *.v is the key

7 Communication IC & Signal Processing Lab. Chih-Peng Fan7 Step 6. Prepare a top file for mult8x8.v (from CoreGen) module Top_mult8x8(a,b,o); input [7:0] a,b; output [15:0] o; // ----- Begin Cut here for INSTANTIATION Template --- // INST_TAG mult8x8 ttt (.a(a),.b(b),.o(o)); // INST_TAG_END endmodule Top_mult8x8.v

8 Communication IC & Signal Processing Lab. Chih-Peng Fan8 Step 7. Prepare files for Pre-simulation

9 Communication IC & Signal Processing Lab. Chih-Peng Fan9 Step 8. Run ModelSim, then change the directory

10 Communication IC & Signal Processing Lab. Chih-Peng Fan10 Step 9. Create a New Library

11 Communication IC & Signal Processing Lab. Chih-Peng Fan11 Step 10. Create a New Project

12 Communication IC & Signal Processing Lab. Chih-Peng Fan12 Step 11. Add source *.v files in the Project

13 Communication IC & Signal Processing Lab. Chih-Peng Fan13 Step 12. Compile all *.v files

14 Communication IC & Signal Processing Lab. Chih-Peng Fan14 Step 13. Run Simulate …

15 Communication IC & Signal Processing Lab. Chih-Peng Fan15 Step 14. Add simulation library

16 Communication IC & Signal Processing Lab. Chih-Peng Fan16 Step 15. Load the simulation module

17 Communication IC & Signal Processing Lab. Chih-Peng Fan17 Step 16. Create a waveform window

18 Communication IC & Signal Processing Lab. Chih-Peng Fan18 Step 17. Generate the waveform

19 Communication IC & Signal Processing Lab. Chih-Peng Fan19 test_mult8x8.v `timescale 1ns / 100ps module stimulus; reg[7:0] A,B; wire[15:0] PRODUCT; reg CLK; reg Reset; reg [15:0] D_PRODUCT; reg [7:0] IN_A [3:0]; reg [7:0] IN_B [3:0]; reg [1:0] index; // -------------------------------- Top_mult8x8 mult2 (A,B,PRODUCT); // ------------------------------- always #10 CLK=~CLK; initial begin Reset=1'b0; CLK=1'b0; #25 Reset=1'b1; end ………… ………….

Download ppt "Communication IC & Signal Processing Lab. Chih-Peng Fan1 PreSim CoreGenerator IP in ISE 5.1i with Verilog HDL."

Similar presentations

Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.

Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.
Hub The Only Co-Simulation Tool of Its Kind on the Market The Only Co-Simulation Tool of Its Kind on the Market.

Hub The Only Co-Simulation Tool of Its Kind on the Market The Only Co-Simulation Tool of Its Kind on the Market.
Stimulus and Response. Simple Stimulus Verifying the Output Self-Checking Testbenches Complex Stimulus Complex Response Predicting the Output.

Stimulus and Response. Simple Stimulus Verifying the Output Self-Checking Testbenches Complex Stimulus Complex Response Predicting the Output.
Chapter 15:Introduction to Verilog Testbenches Objectives In this section,you will learn about designing a testbench: Creating clocks Including files Strategic.

Chapter 15:Introduction to Verilog Testbenches Objectives In this section,you will learn about designing a testbench: Creating clocks Including files Strategic.
Verilog XL Tutorial By Greg Edmiston Scott McClure August 2004.

Verilog XL Tutorial By Greg Edmiston Scott McClure August 2004.
Counters Discussion D8.3.

Counters Discussion D8.3.
Verilog in transistor level using Microwind

Verilog in transistor level using Microwind
Verilog.

Verilog.
Simulation executable (simv)

Simulation executable (simv)
16/04/20151 Hardware Descriptive Languages these notes are taken from Mano’s book It can represent: Truth Table Boolean Expression Diagrams of gates and.

16/04/20151 Hardware Descriptive Languages these notes are taken from Mano’s book It can represent: Truth Table Boolean Expression Diagrams of gates and.
Anurag Dwivedi.  Verilog- Hardware Description Language  Modules  Combinational circuits  assign statement  Control statements  Sequential circuits.

Anurag Dwivedi.  Verilog- Hardware Description Language  Modules  Combinational circuits  assign statement  Control statements  Sequential circuits.
CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling
//HDL Example 5-1 //-------------------------------------- //Description of D latch (See Fig.5-6) module D_latch (Q,D,control); output Q; input.

//HDL Example 5-1 // //Description of D latch (See Fig.5-6) module D_latch (Q,D,control); output Q; input.
Verilog. 2 Behavioral Description initial:  is executed once at the beginning. always:  is repeated until the end of simulation.

Verilog. 2 Behavioral Description initial:  is executed once at the beginning. always:  is repeated until the end of simulation.
FSM Revisit Synchronous sequential circuit can be drawn like below  These are called FSMs  Super-important in digital circuit design FSM is composed.

FSM Revisit Synchronous sequential circuit can be drawn like below  These are called FSMs  Super-important in digital circuit design FSM is composed.
//HDL Example 6-1 //--------------------- //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.

//HDL Example 6-1 // //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.
How to get a Circuit in verilog converted to hspice, connected to the micron package models, and simulating in hspice and hsimplus.

How to get a Circuit in verilog converted to hspice, connected to the micron package models, and simulating in hspice and hsimplus.
1 Verilog Digital Computer Logic Kashif Bashir WWW: http//:www.taleem.greatnow.com

1 Verilog Digital Computer Logic Kashif Bashir WWW: http//:
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.

Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
ECE 272 Xilinx Tutorial. Workshop Goals Learn how to use Xilinx to: Draw a schematic Create a symbol Generate a testbench Simulate your circuit.

ECE 272 Xilinx Tutorial. Workshop Goals Learn how to use Xilinx to: Draw a schematic Create a symbol Generate a testbench Simulate your circuit.

Similar presentations

Ads by Google