Presentation is loading. Please wait.

Presentation is loading. Please wait.

LOW-LEAKAGE REPEATERS FOR NETWORK-ON-CHIP INTERCONNECTS Arkadiy Morgenshtein, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel Institute of.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "LOW-LEAKAGE REPEATERS FOR NETWORK-ON-CHIP INTERCONNECTS Arkadiy Morgenshtein, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel Institute of."— Presentation transcript:

1 LOW-LEAKAGE REPEATERS FOR NETWORK-ON-CHIP INTERCONNECTS Arkadiy Morgenshtein, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel Institute of Technology QNoC Research Group Electrical Engineering Department Technion – Israel Institute of Technology Haifa, Israel

2 2 Low-Leakage Repeaters for NoC Communications 2 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Highlights Selecting the Repeater Type Optimizing Repeater Insertion Utilization-Oriented Analysis Leakage in NoC links with repeaters

3 3 Low-Leakage Repeaters for NoC Communications 3 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Networks-on-Chip (NoC) NoC characteristics Packet-based data routing Multiple Quality-of-Service levels Physical layer of NoC Low link utilizationLow link utilization Most links idle most of the time!  Leakage power is important

4 4 Low-Leakage Repeaters for NoC Communications 4 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Leakage Reduction in Logic Sleep Transistors Dual Threshold more… Subthreshold leakage is dominant at high temperatures Solutions:

5 5 Low-Leakage Repeaters for NoC Communications 5 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Leakage Reduction in Repeaters ? large sizes no transistor stack very high wire loads specific solutions needed unique characteristics Solutions:

6 6 Low-Leakage Repeaters for NoC Communications 6 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Existing Repeater Types LVT – Low-Vt Repeaters SVT - Staggered-Vt [16] Sylvester et al. HVT – High-Vt Repeaters fast high leakage slow low leakage fast (In 0  1) slow (In 1  0) low leakage (idle)

7 7 Low-Leakage Repeaters for NoC Communications 7 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Research Outline Network-on-Chip Selecting the Repeater Type Utilization-Oriented Analysis Optimizing Repeater Insertion Utilization-Dependant Optimal Number of Repeaters SR – Sleep Repeaters DTD – Dual-Vt Domino Repeaters Low & Varying Utilization &

8 8 Low-Leakage Repeaters for NoC Communications 8 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Dual-Threshold Domino (DTD) Repeaters synchronized Clk link High-Vt Evaluation Transistors Low-Vt Pre-charge Transistors

9 9 Low-Leakage Repeaters for NoC Communications 9 Low-Leakage Repeaters for NoC Communications ISCAS 2005 DTD Repeaters Operation Precharge transistors disconnected CLK line is synchronized with Data Evaluation by HVT transistors – slower but tolerant to Vt fluctuations Each Evaluation transistor drives only one transistor at next stage – faster and can be down-sized X X X X X X X X

10 10 Low-Leakage Repeaters for NoC Communications 10 Low-Leakage Repeaters for NoC Communications ISCAS 2005 DTD Repeaters Operation X X X X X X X X Evaluation transistors disconnected Precharge to low-leakage mode Precharge by LVT transistors - fast

11 11 Low-Leakage Repeaters for NoC Communications 11 Low-Leakage Repeaters for NoC Communications ISCAS 2005 DTD Repeaters Operation X X X X 01 1 10 0 X X X X 01 1 10 0 HVT transistors are “off” – low leakage

12 12 Low-Leakage Repeaters for NoC Communications 12 Low-Leakage Repeaters for NoC Communications ISCAS 2005 DTD Repeaters Operation X X X X X X X X 1 10 0 1 10 0 X X X X X X X X For Data=‘0’ - no transition occurs

13 13 Low-Leakage Repeaters for NoC Communications 13 Low-Leakage Repeaters for NoC Communications ISCAS 2005 DTD Repeaters Operation X X X X X X X X

14 14 Low-Leakage Repeaters for NoC Communications 14 Low-Leakage Repeaters for NoC Communications ISCAS 2005 DTD Highlights Application of domino and double-Vt techniques to low-leakage repeaters Benefits + Effective leakage reduction during standby + Reduced load on each repeater allowing downscaling and area reduction + Tolerance to V T fluctuations by using HVT evaluation transistors Drawbacks - Increased dynamic power consumption due to signaling in domino protocol - Overhead of clock line and pre-charge wiring

15 15 Low-Leakage Repeaters for NoC Communications 15 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Sleep Transistors in Repeaters MTCMOS SR Logic Repeaters Evolution

16 16 Low-Leakage Repeaters for NoC Communications 16 Low-Leakage Repeaters for NoC Communications ISCAS 2005 MTCMOS in Repeaters Common sleep transistors insertion + Both NMOS and PMOS are used - All stages enter and exit “sleep” mode simultaneously - LARGE sleep transistors - High routing complexity and wiring overhead

17 17 Low-Leakage Repeaters for NoC Communications 17 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Repeaters with Per-Stage Sleep Transistor Distributed sleep transistors along the link Each stage of repeaters has a separate pair of sleep transistors + One stage of repeaters is active - others are in low-leakage standby - Sleep Transistor is heavily loaded and has to be scaled with link width

18 18 Low-Leakage Repeaters for NoC Communications 18 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Repeaters with Per-Stage Sleep Transistor Distributed sleep transistors along the link Each stage of repeaters has a separate pair of sleep transistors + One stage of repeaters is active - others are in low-leakage standby - Sleep Transistor is heavily loaded and has to be scaled with link width activesleep

19 19 Low-Leakage Repeaters for NoC Communications 19 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Repeaters with Per-Stage Sleep Transistor Distributed sleep transistors along the link Each stage of repeaters has a separate pair of sleep transistors + One stage of repeaters is active - others are in low-leakage standby - Sleep Transistor is heavily loaded and has to be scaled with link width activesleep

20 20 Low-Leakage Repeaters for NoC Communications 20 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Repeaters with Per-Stage Sleep Transistor Distributed sleep transistors along the link Each stage of repeaters has a separate pair of sleep transistors + One stage of repeaters is active - others are in low-leakage standby - Sleep Transistor is heavily loaded and has to be scaled with link width activesleep

21 21 Low-Leakage Repeaters for NoC Communications 21 Low-Leakage Repeaters for NoC Communications ISCAS 2005 SR – Sleep Repeaters Parallel link using individual zigzag sleep transistors: One sleep transistor per repeater + Smaller sleep transistors + Simpler routing Zigzag connection: Only to transistors that are off during sleep + Number of sleep transistors is reduced by 50% 0 1 0 0 1 0

22 22 Low-Leakage Repeaters for NoC Communications 22 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Sleep Repeater Highlights Novel: Efficient sleep transistors for repeaters Benefits + Effective leakage reduction during standby + Optimized structure according to specifics of repeater insertion Drawbacks - Area overhead - Increased dynamic power consumption due to additional transistors

23 23 Low-Leakage Repeaters for NoC Communications 23 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Simulation Setup 65nm BPTM models for transistors and interconnect 32-bit link operating at 105°C temperature LVT design was used as baseline for repeater insertion: Scaling factor was adjusted for SVT, DTD and SR to meet the delay target equal to LVT Area, delay and energy were obtained for each of the compared techniques

24 24 Low-Leakage Repeaters for NoC Communications 24 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Total Repeater Area + DTD smallest area - SR largest area

25 25 Low-Leakage Repeaters for NoC Communications 25 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Energy vs. Utilization SVT: Least energy at high utilization + SR: Least energy at low utilization 8mm link

26 26 Low-Leakage Repeaters for NoC Communications 26 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Set Target Delay (D<Dopt) Optimal K for minimal Leakage Power - K leak Find for which utilization rates k_leak or k_dyn is optimal Optimal K for minimal Dynamic Power - K dyn Repeaters Sizing for (1<K<n) != Calculate Ratio of Total Power for K dyn and K leak vs. Utilization Utilization-Dependant Optimal Number of Repeaters

27 27 Low-Leakage Repeaters for NoC Communications 27 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Optimal Number of Repeaters For each k a suitable sizing factor h is found to meet the target delay Optimal k for minimal leakage is k leak =4 Optimal k for minimal dynamic power is k dyn =6 Power vs. k for target D=309ps (instead of Dmin=280ps), L=10mm k leak k dyn example

28 28 Low-Leakage Repeaters for NoC Communications 28 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Number of Repeaters vs. Utilization Total power as function of utilization for K dyn and K leak Power ratio is calculated for K dyn and K leak + Break-even point is at 40% utilization + The results of K leak are up-to 17% better at low utilization rates Power ratio of K dyn vs. K leak Prefer K dyn Prefer K leak example

29 29 Low-Leakage Repeaters for NoC Communications 29 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Summary DTD (Dynamic Dual-Threshold) Repeaters SR (Sleep Repeaters) Zig-zag structure SR least power at low utilization Thanks to low leakage Optimal number of repeaters depends on link utilization

30 30 Low-Leakage Repeaters for NoC Communications 30 Low-Leakage Repeaters for NoC Communications ISCAS 2005 Questions?

Download ppt "LOW-LEAKAGE REPEATERS FOR NETWORK-ON-CHIP INTERCONNECTS Arkadiy Morgenshtein, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel Institute of."

Similar presentations

Best of Both Worlds: A Bus-Enhanced Network on-Chip (BENoC) Ran Manevich, Isask har (Zigi) Walter, Israel Cidon, and Avinoam Kolodny Technion – Israel.

Best of Both Worlds: A Bus-Enhanced Network on-Chip (BENoC) Ran Manevich, Isask har (Zigi) Walter, Israel Cidon, and Avinoam Kolodny Technion – Israel.
ASYNC07 High Rate Wave-pipelined Asynchronous On-chip Bit-serial Data Link R. Dobkin, T. Liran, Y. Perelman, A. Kolodny, R. Ginosar Technion – Israel Institute.

ASYNC07 High Rate Wave-pipelined Asynchronous On-chip Bit-serial Data Link R. Dobkin, T. Liran, Y. Perelman, A. Kolodny, R. Ginosar Technion – Israel Institute.
Keeping Hot Chips Cool Ruchir Puri, Leon Stok, Subhrajit Bhattacharya IBM T.J. Watson Research Center Yorktown Heights, NY Circuits R-US.

Keeping Hot Chips Cool Ruchir Puri, Leon Stok, Subhrajit Bhattacharya IBM T.J. Watson Research Center Yorktown Heights, NY Circuits R-US.
1 Arkadiy Morgenshtein, Eby G. Friedman, Ran Ginosar, Avinoam Kolodny Technion – Israel Institute of Technology Timing Optimization in Logic with Interconnect.

1 Arkadiy Morgenshtein, Eby G. Friedman, Ran Ginosar, Avinoam Kolodny Technion – Israel Institute of Technology Timing Optimization in Logic with Interconnect.
SLIP-2008, Newcastle upon Tyne, UKApril 5, 2008 Parallel vs. Serial On-Chip Communication Rostislav (Reuven) Dobkin Arkadiy Morgenshtein Avinoam Kolodny.

SLIP-2008, Newcastle upon Tyne, UKApril 5, 2008 Parallel vs. Serial On-Chip Communication Rostislav (Reuven) Dobkin Arkadiy Morgenshtein Avinoam Kolodny.
Predictably Low-Leakage ASIC Design using Leakage-immune Standard Cells Nikhil Jayakumar Sunil P. Khatri University of Colorado at Boulder.

Predictably Low-Leakage ASIC Design using Leakage-immune Standard Cells Nikhil Jayakumar Sunil P. Khatri University of Colorado at Boulder.
Handling Global Traffic in Future CMP NoCs Ran Manevich, Israel Cidon, and Avinoam Kolodny. Group Research QNoC Electrical Engineering Department Technion.

Handling Global Traffic in Future CMP NoCs Ran Manevich, Israel Cidon, and Avinoam Kolodny. Group Research QNoC Electrical Engineering Department Technion.
Leakage-Biased Domino Circuits for Dynamic Fine- Grain Leakage Reduction Seongmoo Heo and Krste Asanović Massachusetts Institute of Technology Lab for.

Leakage-Biased Domino Circuits for Dynamic Fine- Grain Leakage Reduction Seongmoo Heo and Krste Asanović Massachusetts Institute of Technology Lab for.
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.
1 Dual Threshold Voltage Domino Logic Synthesis for High Performance with Noise and Power Constraint Seong-Ook Jung, Ki-Wook Kim and Sung-Mo (Steve) Kang.

1 Dual Threshold Voltage Domino Logic Synthesis for High Performance with Noise and Power Constraint Seong-Ook Jung, Ki-Wook Kim and Sung-Mo (Steve) Kang.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN1600) Lecture 21: Dynamic Combinational Circuit Design Prof. Sherief Reda Division of.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN1600) Lecture 21: Dynamic Combinational Circuit Design Prof. Sherief Reda Division of.
Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.

Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.
Clock Design Adopted from David Harris of Harvey Mudd College.

Clock Design Adopted from David Harris of Harvey Mudd College.
1 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Asynchronous Bit-stream Compression Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar Technion.

1 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Asynchronous Bit-stream Compression Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar Technion.
Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
Module R R RRR R RRRRR RR R R R R Efficient Link Capacity and QoS Design for Wormhole Network-on-Chip Zvika Guz, Isask ’ har Walter, Evgeny Bolotin, Israel.

Module R R RRR R RRRRR RR R R R R Efficient Link Capacity and QoS Design for Wormhole Network-on-Chip Zvika Guz, Isask ’ har Walter, Evgeny Bolotin, Israel.
Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:

Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
1 Evgeny Bolotin – Efficient Routing, DATE 2007 Routing Table Minimization for Irregular Mesh NoCs Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny.

1 Evgeny Bolotin – Efficient Routing, DATE 2007 Routing Table Minimization for Irregular Mesh NoCs Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny.
MICRO-MODEM RELIABILITY SOLUTION FOR NOC COMMUNICATIONS Arkadiy Morgenshtein, Evgeny Bolotin, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel.

MICRO-MODEM RELIABILITY SOLUTION FOR NOC COMMUNICATIONS Arkadiy Morgenshtein, Evgeny Bolotin, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel.

Similar presentations

Ads by Google