Presentation is loading. Please wait.

Presentation is loading. Please wait.

ABSTRACT We consider the problem of buffering a given tree with the minimum number of buffers under load cap and buffer skew constraints. Our contributions.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "ABSTRACT We consider the problem of buffering a given tree with the minimum number of buffers under load cap and buffer skew constraints. Our contributions."— Presentation transcript:

1 ABSTRACT We consider the problem of buffering a given tree with the minimum number of buffers under load cap and buffer skew constraints. Our contributions include: A proof that the greedy algorithm proposed by Tellez and Sarrafzadeh (TCAD’97) is suboptimal for all non-zero skew bounds An optimal dynamic programming algorithm for the problem Experimental results on test cases extracted from recent industrial designs showing that the dynamic programming algorithm has practical run time and saves up to 20% of the buffers inserted by the algorithm of Tellez and Sarrafzadeh On the Skew-Bounded Minimum Buffer Routing Tree Problem C. Albrecht (Synopsys), A.B. Kahng, B. Liu, I. Mandoiu (UCSD), A. Zelikovsky (GSU)

2 Motivation In order to initiate meaningful placement and timing optimizations, every design flow requires early elimination of all electrical violations (e.g., load cap and slew violations), even for non-critical nets. Bounds on load caps - Serve as proxies for signal slew rate bound - Improve coupling noise immunity - Reduce delay uncertainty due to coupling noise - Improve reliability with respect to hot-carrier and AC self-heating effects - Facilitate technology migration since designs are more balanced - Guarantee bounded input rise/fall times at buffers and sinks For clock and test distribution an additional design requirement is bounding the buffer skew, i.e., the difference between the maximum and the minimum number of buffers over all source-to-sink paths in a routing tree, since buffer skew is one of the main factors affecting the actual delay skew To make progress with any methodology, it is crucial to have a fast and resource efficient method for fixing load cap and buffer skew violations. Of particular interest are practical methods for buffering non-critical nets that have up to tens of thousands of sinks (e.g., scan enable)

3 Given: –Net N with source r and set of sinks S –Binary routing tree T = (r, V, E) for N –Input capacitance c s for each sink s  S –Buffer input capacitance C b –Unit-length wire capacitance C w –Capacitive load upper-bound C U –Buffer-skew bound  Find: buffering of the routing tree T such that –The load cap of each buffer and of the source r is at most C U –The buffer skew is at most  –The number of inserted buffers is minimized Minimum-Buffered Routing Problem Tree with bounded buffer load cap CUCU 0.75C U C w =C b =0 Tree with bounded buffer load cap and zero buffer-skew CUCU 0.75C U C w =C b =0  =0

4 Bounded load cap w/o buffer skew bound For each u  V, in bottom-up order, do –A. packNode(u) : Let v and w be the two children of u. If cap(T v ) + cap(T w ) > C u add a buffer at the topmost position of the child branch with the largest cap (the greedy choice) then remove the subtree driven by the buffer –B. packEdge(u) : While cap(T u ) > C u add a buffer on edge (u,parent(u)) at the highest possible position still meeting the load cap bound C u The Greedy Algorithm Proposed by Tellez and Sarrafzadeh (IEEE Trans. on CAD, vol. 16, 1997, pp. 333-342) packNode(u) w/ buffer skew bound  –A.0 If l(T v ) < l(T w ) (longest path of v is less than longest path of w) then swap v and w. –A.1 If l(T v ) - l(T w ) >  then insert l(T v ) - l(T w ) -  buffers at the topmost position of (u,w) ; exit if cap(T u )<C u –A.2 Perform packNode(u) excluding child branches with maximum longest path; exit if cap(T u )<C u –A.3 Insert buffers at topmost position of child branches with shortest path equal to l(u) –  –A.4 Perform packNode(u) considering only child branches with maximum longest path

5 The Greedy Algorithm is Suboptimal Greedy bufferingOptimum buffering The greedy algorithm of Tellez and Sarrafzadeh finds the optimum buffering when  = 0 However, the algorithm is suboptimal for any buffer skew  > 0 Counterexample 1. Buffer skew  = 1, sink input cap C u =C U, C v =C x =0.75C U Interconnect and buffer have zero cap CUCU 0.75C U CUCU

6 To guarantee optimality, solutions w/  different longest path lengths may be required for a subtree in any bottom-up algorithm Counterexample 3: C w =C b =0,  ‘ u ’  leaves, each with c u = C U – , one ‘ v ’ leaf with c v =  Optimum: depending on upstream tree topology, each of the following  bufferings may be the only way to complete the optimum solution To guarantee optimality, arbitrarily many solutions may be need for a subtree in any bottom-up algorithm Counterexample 2:  =1, C w =C b =0, c u =C U and c v satisfies c v 2 d-2 C U where d is depth of T a Greedy buffers one of the two branches into node a, this triggers the insertion of arbitrarily many buffers upstream due to the skew constraint Optimum: buffers as many of the ‘ v ’ nodes as needed in one of the two subtrees of node a Why No Greedy Algorithm Will Work v uuu uuu uuu v v a uuuuvvvv

7 Initialize solution set L(u) = ,  u  V For each u  V, in bottom-up order, do (1) Let v and w be the children of u (2) For each buffering X  L(v) and Y  L(w), with l(X) ≥ l(Y), do (a) Let Z be X  Y with max{0,l(X)-s(Y)} buffers added at the top (b) For each i = 0, …, min{max{0, s(X) – s(Y)}, l(X) – l(Y)} do – Let Z i be Z with i buffers added at the top of edge (w,u) – EdgeBuffering(Z i,u) (3) Remove from L(u) all bufferings with more than NB buffers (4) For each buffering with ( nb, l, s) buffers in total, on longest path, and on shortest path, respectively, remove from L(u) all bufferings with parameters ( nb+k, l+k, s+k) where k ≥2 Return the buffering X  L(v) with minimum number of buffers Procedure EdgeBuffering(X,u): While cap(X) > C U, add a buffer on edge (u, parent(u)) at the highest position meeting the load cap bound C u L(u)  L(u) + X If cap(X) > C b then L(u)  L(u) + X ’ where X ’ is X with an additional buffer just below parent(u) Dynamic Programming Algorithm

8 Analysis Corectness: By induction: for each buffering X of the branch driven by (u,parent(u)) there exists k > 0 and a buffering Y  L(u) such that X is dominated by Y with k buffers added at the top  The dynamic programming algorithm returns an optimum feasible buffering Runtime: For each node u  T, the solution set L(u) computed by the dynamic programming algorithm contains at most 2(  +1)NB bufferings  The running time of the algorithm is O(n(  +1) 3 NB 2 ) time, where n,  and NB are the number of sinks, the given skew bound and a given upper-bound on the optimum number of buffers, respectively The bound is not known to be tight, in practice the runtime is much better

9 DP has practical runtime (less than 1 second for the above 2676-sink test) DP saves up to 20% of the buffers inserted by Tellez-Sarrafzadeh algorithm Compared to zero-skew buffering, DP achieves a significant reduction in the number of inserted buffers even with a very small buffer skew (  =1 or 2 ) Experimental Results CUCU  =0  =1  =2  =3  =4 LB  =  TS97DPTS97DPGainTS97DPGainTS97DPGainTS97DPGain 500 266 23821111.3%22920410.9%22619812.4%22719613.7%196 0.040.140.030.330.040.600.030.820.041.02 1000 125 11710411.1%109999.2%106987.5%106987.5%97 0.030.100.040.270.030.500.040.710.040.87 2000 64 55509.1%52495.8%52487.7%52487.7%48 0.030.100.040.290.030.500.040.690.040.86 4000 34 302613.3%292320.7%282221.4%282221.4%22 0.030.100.040.280.040.500.040.700.040.88 8000 15 1220.0%131115.4%131115.4%131115.4%11 0.040.110.040.280.060.480.040.660.050.81

10 On the Skew-Bounded Minimum Buffer Routing Tree Problem C. Albrecht (Synopsys Inc.) A.B. Kahng, B. Liu, I. Mandoiu (UC San Diego) A. Zelikovsky (Georgia State U.)

11 Minimum-Buffered Routing Early elimination of load cap and slew violations is needed for all nets, even for non-critical ones. Bounds on load caps - Serve as proxies for signal slew rate bound - Improve coupling noise immunity - Reduce delay uncertainty due to coupling noise - Improve reliability with respect to hot-carrier and AC self-heating effects - Facilitate technology migration since designs are more balanced - Guarantee bounded input rise/fall times at buffers and sinks For clock and test distribution an additional design requirement is bounding the buffer skew, i.e., the difference between the maximum and the minimum number of buffers over all source-to-sink paths in a routing tree Minimum-Buffered Routing Problem: Given a routed net, sink/buffer input caps, and unit-wire cap, insert the minumum number of buffers to satisfy given load cap and buffer skew constraints Introduced by Tellez and Sarrafzadeh (IEEE TCAD’97) who gave a greedy algorithm

12 Our Contributions A proof that the greedy algorithm of Tellez and Sarrafzadeh is suboptimal for all non-zero skew bounds - We give examples showing that no greedy algorithm can achieve optimality An optimal dynamic programming algorithm for the problem - The algorithm computes lists of undominated feasible solutions for all subtrees, in bottom-up order - Worst-case runtime is O(n(  +1) 3 NB 2 ) time, where n,  and NB are the number of sinks, the skew bound, and a given upper-bound on the optimum number of buffers, respectively - Runtime is much better in practice Experimental study of buffering algorithms on test cases extracted from recent industrial designs - The dynamic programming algorithm uses significantly fewer buffers than the algorithm of Tellez and Sarrafzadeh

13 DP has practical runtime (less than 1 second per run) DP saves up to 20% of the buffers inserted by Tellez-Sarrafzadeh algorithm Compared to zero-skew buffering, DP achieves a significant reduction in the number of inserted buffers even with a very small buffer skew (  =1 or 2 ) Results on a 2676-sink testcase CUCU  =0  =1  =2  =3  =4 LB  =  TS97DPTS97DPGainTS97DPGainTS97DPGainTS97DPGain 500 266 23821111.3%22920410.9%22619812.4%22719613.7%196 0.040.140.030.330.040.600.030.820.041.02 1000 125 11710411.1%109999.2%106987.5%106987.5%97 0.030.100.040.270.030.500.040.710.040.87 2000 64 55509.1%52495.8%52487.7%52487.7%48 0.030.100.040.290.030.500.040.690.040.86 4000 34 302613.3%292320.7%282221.4%282221.4%22 0.030.100.040.280.040.500.040.700.040.88 8000 15 1220.0%131115.4%131115.4%131115.4%11 0.040.110.040.280.060.480.040.660.050.81

Download ppt "ABSTRACT We consider the problem of buffering a given tree with the minimum number of buffers under load cap and buffer skew constraints. Our contributions."

Similar presentations

Gregory Shklover, Ben Emanuel Intel Corporation MATAM, Haifa 31015, Israel Simultaneous Clock and Data Gate Sizing Algorithm with Common Global Objective.

Gregory Shklover, Ben Emanuel Intel Corporation MATAM, Haifa 31015, Israel Simultaneous Clock and Data Gate Sizing Algorithm with Common Global Objective.
OCV-Aware Top-Level Clock Tree Optimization

OCV-Aware Top-Level Clock Tree Optimization
Advanced Interconnect Optimizations. Buffers Improve Slack RAT = 300 Delay = 350 Slack = -50 RAT = 700 Delay = 600 Slack = 100 RAT = 300 Delay = 250 Slack.

Advanced Interconnect Optimizations. Buffers Improve Slack RAT = 300 Delay = 350 Slack = -50 RAT = 700 Delay = 600 Slack = 100 RAT = 300 Delay = 250 Slack.
Spring 08, Mar 11 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Zero - Skew Clock Routing Vishwani D. Agrawal.

Spring 08, Mar 11 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Zero - Skew Clock Routing Vishwani D. Agrawal.
4/22/2015 1 Clock Network Synthesis Prof. Shiyan Hu Office: EREC 731.

4/22/ Clock Network Synthesis Prof. Shiyan Hu Office: EREC 731.
Buffer and FF Insertion Slides from Charles J. Alpert IBM Corp.

Buffer and FF Insertion Slides from Charles J. Alpert IBM Corp.
ELEN 468 Lecture 261 ELEN 468 Advanced Logic Design Lecture 26 Interconnect Timing Optimization.

ELEN 468 Lecture 261 ELEN 468 Advanced Logic Design Lecture 26 Interconnect Timing Optimization.
1 Interconnect Layout Optimization by Simultaneous Steiner Tree Construction and Buffer Insertion Presented By Cesare Ferri Takumi Okamoto, Jason Kong.

1 Interconnect Layout Optimization by Simultaneous Steiner Tree Construction and Buffer Insertion Presented By Cesare Ferri Takumi Okamoto, Jason Kong.
F.F. Dragan (Kent State) A.B. Kahng (UCSD) I. Mandoiu (UCLA) S. Muddu (Sanera Systems) A. Zelikovsky (Georgia State) Provably Good Global Buffering by.

F.F. Dragan (Kent State) A.B. Kahng (UCSD) I. Mandoiu (UCLA) S. Muddu (Sanera Systems) A. Zelikovsky (Georgia State) Provably Good Global Buffering by.
Clock Skewing EECS 290A Sequential Logic Synthesis and Verification.

Clock Skewing EECS 290A Sequential Logic Synthesis and Verification.
A.B. Kahng, Ion I. Mandoiu University of California at San Diego, USA A.Z. Zelikovsky Georgia State University, USA Supported in part by MARCO GSRC and.

A.B. Kahng, Ion I. Mandoiu University of California at San Diego, USA A.Z. Zelikovsky Georgia State University, USA Supported in part by MARCO GSRC and.
Improved Algorithms for Link- Based Non-tree Clock Network for Skew Variability Reduction Anand Rajaram †‡ David Z. Pan † Jiang Hu * † Dept. of ECE, UT-Austin.

Improved Algorithms for Link- Based Non-tree Clock Network for Skew Variability Reduction Anand Rajaram †‡ David Z. Pan † Jiang Hu * † Dept. of ECE, UT-Austin.
© Yamacraw, 2001 Minimum-Buffered Routing of Non-Critical Nets for Slew Rate and Reliability A. Zelikovsky GSU Joint work with C. Alpert.

© Yamacraw, 2001 Minimum-Buffered Routing of Non-Critical Nets for Slew Rate and Reliability A. Zelikovsky GSU Joint work with C. Alpert.
The Cache Location Problem IEEE/ACM Transactions on Networking, Vol. 8, No. 5, October 2000 P. Krishnan, Danny Raz, Member, IEEE, and Yuval Shavitt, Member,

The Cache Location Problem IEEE/ACM Transactions on Networking, Vol. 8, No. 5, October 2000 P. Krishnan, Danny Raz, Member, IEEE, and Yuval Shavitt, Member,
Low-power Clock Trees for CPUs Dong-Jin Lee, Myung-Chul Kim and Igor L. Markov Dept. of EECS, University of Michigan 1 ICCAD 2010, Dong-Jin Lee, University.

Low-power Clock Trees for CPUs Dong-Jin Lee, Myung-Chul Kim and Igor L. Markov Dept. of EECS, University of Michigan 1 ICCAD 2010, Dong-Jin Lee, University.
Minimum-Buffered Routing of Non- Critical Nets for Slew Rate and Reliability Control Supported by Cadence Design Systems, Inc. and the MARCO Gigascale.

Minimum-Buffered Routing of Non- Critical Nets for Slew Rate and Reliability Control Supported by Cadence Design Systems, Inc. and the MARCO Gigascale.
Background: Scan-Based Delay Fault Testing Sequentially apply initialization, launch test vector pairs that differ by 1-bit shift A vector pair induces.

Background: Scan-Based Delay Fault Testing Sequentially apply initialization, launch test vector pairs that differ by 1-bit shift A vector pair induces.
Branch and Bound Similar to backtracking in generating a search tree and looking for one or more solutions Different in that the “objective” is constrained.

Branch and Bound Similar to backtracking in generating a search tree and looking for one or more solutions Different in that the “objective” is constrained.
3 -1 Chapter 3 The Greedy Method 3 -2 The greedy method Suppose that a problem can be solved by a sequence of decisions. The greedy method has that each.

3 -1 Chapter 3 The Greedy Method 3 -2 The greedy method Suppose that a problem can be solved by a sequence of decisions. The greedy method has that each.
Power-Aware Placement

Power-Aware Placement

Similar presentations

Ads by Google