Presentation is loading. Please wait.

Presentation is loading. Please wait.

March 16, 2009SSST'091 Computing Bounds on Dynamic Power Using Fast Zero-Delay Logic Simulation Jins Davis Alexander Vishwani D. Agrawal Department of.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "March 16, 2009SSST'091 Computing Bounds on Dynamic Power Using Fast Zero-Delay Logic Simulation Jins Davis Alexander Vishwani D. Agrawal Department of."— Presentation transcript:

1 March 16, 2009SSST'091 Computing Bounds on Dynamic Power Using Fast Zero-Delay Logic Simulation Jins Davis Alexander Vishwani D. Agrawal Department of Electrical and Computer Engineering Auburn University, Auburn, AL 36849

2 Objective Determine power dissipation in a digital CMOS circuit. March 16, 2009SSST'092

3 March 16, 2009SSST'093 Components of Power Dynamic – Signal transitions Logic activity Glitches – Short-circuit Static – Leakage P total =P dyn + P stat =P tran + P sc + P stat

4 March 16, 2009SSST'094 Power Per Transition V DD Ground CLCL R R Dynamic Power = C L V DD 2 /2 + P sc ViVi VoVo i sc

5 March 16, 2009SSST'095 Number of Transitions

6 Problem Statement Problem - Estimate dynamic power consumed in a CMOS circuit for: – A set of input vectors – Delays subjected to process variation Challenge - Existing method, Monte Carlo simulation, is expensive. Find a lower cost solution. March 16, 2009SSST'096

7 Bounded (Min-Max) Delay Model March 16, 2009SSST'097 EA is the earliest arrival time LS is the latest stabilization time IV is the initial signal value FV is the final signal value IVFV LSEA IVFV EALS [d, D] EAdvLSdv EAsv=-∞LSsv=∞ EAsvLSsv EAdv=-∞LSdv=∞ Driving value Sensitizing value

8 Example March 16, 2009SSST'098 d D dD

9 Finding Number of Transitions March 16, 2009SSST'099 2, 2 1, 3 3 14 5 8 10 12 7 10 12 14 5 17 EA LS 3 14 EA LS [0,4] [0,2] 6 17 EA LS [mintran,maxtran] where mintran is the minimum number of transitions and maxtran the maximum number of transitions.

10 Estimating maxtran Nd: First upper bound is the largest number of transitions that can be accommodated in the ambiguity interval given by the gate delay bounds and the (IV, FV) output values. N: Second upper bound is the sum of the input transitions as the output cannot exceed that. Further modify it as N = N – k where k = 0, 1, or 2 for a 2-input gate and is determined by the ambiguity regions and (IV, FV) values of inputs. The maximum number of transitions is lower of the two upper bounds: maxtran = min (Nd, N) March 16, 2009SSST'0910

11 First Upper Bound, Nd Nd = 1 + (LS – EA)/d └ ┘ March 16, 2009SSST'0911 d, D EA LS d

12 Examples of maxtran March 16, 2009SSST'0912 Nd = 1 + (18 – 3)/0 = ∞ N = 4 + 4 = 8 maxtran=min (Nd, N) = 8 Nd = 1 + (23 – 6)/3 = 6 N = 4 + 4 = 8 maxtran=min (Nd, N) = 6

13 Example: maxtran With Non-Zero k March 16, 2009SSST'0913 EAsv = - ∞ EAdv LSdv = ∞ LSsv EAsv = - ∞ LSdv = ∞ EAdvLSsv EALS [n1 = 6] [n2 = 4] [n1 + n2 – k = 8 ], where k = 2 [ 6 ] [ 4 ] [ 6 + 4 – 2 = 8 ]

14 Simulation Methodology d, D = nominal delay ± Δ% Three linear-time passes for each input vector:  First pass: zero delay simulation to determine initial and final values, IV and FV, for all signals.  Second pass: determines earliest arrival (EA) and latest stabilization (LS) from IV, FV values and bounded gate delays.  Third pass: determines upper and lower bounds, maxtran and mintran, for all gates from the above information. March 16, 2009 SSST'0914

15 15 Zero-Delay Vs. Event-Driven Simulation March 16, 2009SSST'09

16 Maximum Power Monte Carlo Simulation vs. Min-Max analysis for circuit C880. 100 sample circuits with + 20 % variation were simulated for each vector pair (100 random vectors). March 16, 2009SSST'0916 R 2 is coefficient of determination, equals 1.0 for ideal fit.

17 Minimum Power March 16, 2009SSST'0917 R 2 is coefficient of determination, equals 1.0 for ideal fit.

18 Average Power R 2 is coefficient of determination, equals 1.0 for ideal fit. March 16, 200918SSST'09

19 C880: Monte Carlo vs. Bounded Delay Analysis March 16, 2009SSST'0919 Monte Carlo SimulationBounded Delay Analysis Min Power (mW) Max Power (mW) CPU Time (secs) Min Power (mW) Max Power (mW) CPU Time (secs) 1.4211.59262.71.3511.890.3 1000 Random Vectors, 1000 Sample Circuits

20 Power Estimation Results Circuits implemented using TSMC025 2.5V CMOS library, with standard size gate delay of 10 ps and a vector period of 1000 ps. Min-Max values obtained by assuming ± 20 % variation. The simulations were run on a UNIX operating system using a Intel Duo Core processor with 2 GB RAM. March 16, 2009SSST'0920

21 Conclusion Bounded delay model allows power estimation method with consideration of uncertainties in delays. Analysis has a linear time complexity in number of gates and is an efficient alternative to the Monte Carlo analysis. March 16, 2009SSST'0921

Download ppt "March 16, 2009SSST'091 Computing Bounds on Dynamic Power Using Fast Zero-Delay Logic Simulation Jins Davis Alexander Vishwani D. Agrawal Department of."

Similar presentations

Topics Electrical properties of static combinational gates:

Topics Electrical properties of static combinational gates:
1 Analyzing Reconvergent Fanouts in Gate Delay Fault Simulation Dept. of ECE, Auburn University Auburn, AL 36849 Hillary Grimes & Vishwani D. Agrawal.

1 Analyzing Reconvergent Fanouts in Gate Delay Fault Simulation Dept. of ECE, Auburn University Auburn, AL Hillary Grimes & Vishwani D. Agrawal.
Low Power Design of CMOS Circuits Vishwani D. Agrawal James J. Danaher Professor ECE Dept., Auburn University, Auburn, AL 36849 Nov 19, 20091Agrawal: Low.

Low Power Design of CMOS Circuits Vishwani D. Agrawal James J. Danaher Professor ECE Dept., Auburn University, Auburn, AL Nov 19, 20091Agrawal: Low.
Leakage and Dynamic Glitch Power Minimization Using MIP for V th Assignment and Path Balancing Yuanlin Lu and Vishwani D. Agrawal Auburn University ECE.

Leakage and Dynamic Glitch Power Minimization Using MIP for V th Assignment and Path Balancing Yuanlin Lu and Vishwani D. Agrawal Auburn University ECE.
Yuanlin Lu Intel Corporation, Folsom, CA 95630 Vishwani D. Agrawal

Yuanlin Lu Intel Corporation, Folsom, CA Vishwani D. Agrawal
Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program Tezaswi Raja Vishwani Agrawal Michael L. Bushnell Rutgers University,

Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program Tezaswi Raja Vishwani Agrawal Michael L. Bushnell Rutgers University,
Fall 06, Sep 19, 21 ELEC5270-001/6270-001 Lecture 6 1 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.
CMOS Circuit Design for Minimum Dynamic Power and Highest Speed Tezaswi Raja, Dept. of ECE, Rutgers University Vishwani D. Agrawal, Dept. of ECE, Auburn.

CMOS Circuit Design for Minimum Dynamic Power and Highest Speed Tezaswi Raja, Dept. of ECE, Rutgers University Vishwani D. Agrawal, Dept. of ECE, Auburn.
Dual Voltage Design for Minimum Energy Using Gate Slack Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University Auburn, AL 36849, USA IEEE ICIT-SSST.

Dual Voltage Design for Minimum Energy Using Gate Slack Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University Auburn, AL 36849, USA IEEE ICIT-SSST.
Aug 23, ‘021Low-Power Design Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Vishwani D. Agrawal Agere Systems,

Aug 23, ‘021Low-Power Design Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Vishwani D. Agrawal Agere Systems,
Design of Variable Input Delay Gates for Low Dynamic Power Circuits

Design of Variable Input Delay Gates for Low Dynamic Power Circuits
Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:

Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:
10/25/05ELEC 5970-001/6970-001 Lecture 151 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

10/25/05ELEC / Lecture 151 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Aug 31, '02VDAT'02: Low-Power Design1 Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Tezaswi Raja, Rutgers.

Aug 31, '02VDAT'02: Low-Power Design1 Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Tezaswi Raja, Rutgers.
May 14, 2009 1ISVLSI 09 Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations Jins Davis Alexander Vishwani.

May 14, ISVLSI 09 Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations Jins Davis Alexander Vishwani.
August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.

August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.
Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 7 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Gate-Level Power Optimization Vishwani.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 7 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Gate-Level Power Optimization Vishwani.
9/08/05ELEC5970-001/6970-001 Lecture 51 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

9/08/05ELEC / Lecture 51 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Dec. 6, 2005ELEC6970-001 Glitch Power1 Low power design: Insert delays to eliminate glitches Yijing Chen Dec.6, 2005 Auburn university.

Dec. 6, 2005ELEC Glitch Power1 Low power design: Insert delays to eliminate glitches Yijing Chen Dec.6, 2005 Auburn university.
8/19/04ELEC 5970-003/6970-0031 ELEC 5970-003/6970-003 Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.

8/19/04ELEC / ELEC / Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.

Similar presentations

Ads by Google