Presentation is loading. Please wait.

Presentation is loading. Please wait.

Lecture 17 Today we will discuss

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Lecture 17 Today we will discuss"— Presentation transcript:

1 Lecture 17 Today we will discuss
Metal Oxide Semiconductor (MOS) Transistors Physical structure Physical operation Circuit symbol and current/voltage designations Modes of operation I-V Relationship Solution of MOS circuits

2 NMOS (N-Channel Metal Oxide Semiconductor) Transistor
gate source drain metal metal oxide insulator metal n-type n-type e e h e h e e e p-type h h h h metal

3 NMOS Transistor in Equilibrium
gate source drain metal metal oxide insulator metal n-type _ n-type _ h + + + + + + h _ _ _ _ p-type h h metal When the transistor is left alone, some electrons from the n-type wells diffuse into the p-type material to fill holes. This creates negative ions in the p-type material and positive ions are left behind in the n-type material.

4 NMOS Transistor in Cutoff
VGS > 0 gate - + source drain metal metal oxide insulator metal n-type _ _ _ _ n-type _ + + + + + + _ _ _ _ p-type h h h h h metal When a small, positive VGS is applied, holes “move away” from the gate. Electrons from complete atoms elsewhere in the p-type material move to fill holes near the gate instead.

5 NMOS Transistor Channel
VGS > VTH(n) gate - + source drain metal metal oxide insulator metal n-type _ _ _ e e e e _ e n-type + + + _ + + + _ _ _ _ p-type h h h h h h h h h h metal When VGS is larger than a threshold voltage VTH(n), the attraction to the gate is so great that free electrons collect there. The applied VGS creates an induced n-type channel under the gate (an area with free electrons).

6 NMOS Transistor Drain Current
- + VGS > VTH(n) VDS > 0 gate - + source drain metal metal oxide insulator metal n-type _ _ _ e e _ e e e n-type + + + + + + _ _ _ _ _ p-type h h h h h h h h h h metal When a positive VDS is applied, the free electrons flow from the source to the drain. (Positive current flows from drain to source). The amount of current depends on VDS, as well as the number of electrons in the channel, channel dimensions, and material.

7 NMOS Transistor Circuit Symbol
VDS - + VGS drain gate ID - + IG source metal metal oxide insulator metal n-type n-type p-type metal G D S ID IG - VDS + + VGS _

8 NMOS I-V Characteristic
G + VGS _ IG ID S D - VDS + Since the transistor is a 3-terminal device, there is no single I-V characteristic. Note that because of the insulator, IG = 0 A. We typically define the MOS I-V characteristic as ID vs. VDS for a fixed VGS. The I-V characteristic changes as VGS changes.

9 cutoff mode (when VGS < VTH(N))
NMOS I-V Curves ID triode mode saturation mode VGS = 3 V VDS = VGS - VTH(n) VGS = 2 V VGS = 1 V VDS cutoff mode (when VGS < VTH(N))

10 Modes of Operation For small values of VGS, VGS ≤ VTH(n), the n-type channel is not formed. No current flows. This is cutoff mode. When VGS > VTH(n), current ID may flow from drain to source, and the following modes of current flow are possible. The mode of current flow depends on the propelling voltage, VDS, and the channel-inducing voltage, VGS – VTH(n). When VDS < VGS – VTH(n), current is starting to flow. ID increases rapidly with increased VDS. This is triode mode. When VDS ≥ VGS – VTH(n), current is reaching its maximum value. ID does not increase much with increased VDS. This is called saturation mode.

11 Faucet Analogy Imagine the faucet on your kitchen sink.
To make water flow, the water supply has to be connected to the faucet. This establishes a path for water to flow. Setting VGS above the threshold voltage is like connecting the water supply. Cutoff = water supply disconnected (no path for current flow) Setting VGS to a larger value is like connecting a high-pressure water supply—more flow can potentially occur.

12 Faucet Analogy The faucet itself is used to adjust water flow. You can turn the flow up and down. VDS is like the faucet. It controls the amount of flow. There is, of course, a saturation point. If you keep turning the faucet control, eventually you won’t get any more flow. Triode = faucet in “normal range”, controls flow Saturation = faucet turned up to (or past) point for maximum flow

13 NMOS Equations Cutoff Mode Occurs when VGS ≤ VTH(n) ID = 0 Triode Mode
Occurs when VGS > VTH(n) and VDS < VGS - VTH(n) Saturation Mode Occurs when VGS > VTH(n) and VDS ≥ VGS - VTH(n)

14 PMOS (P-Channel Metal Oxide Semiconductor) Transistor
gate source drain metal metal oxide insulator metal p-type p-type n-type metal Same as NMOS, only p-type and n-type switched

15 PMOS Transistor Channel
VGS < VTH(p) < 0 gate - + source drain metal metal oxide insulator metal p-type h h + h + h + + h + p-type _ _ _ _ _ _ + + + + + + n-type e e e e e e e e e e metal When VGS is more negative than a threshold voltage VTH(p), the gate attracts many positive ions and holes (repels electrons) Thus the applied VGS creates an induced p-type channel under the gate (an area with positive ions).

16 PMOS Transistor Drain Current
- + VGS < VTH(P) < 0 VDS < 0 drain gate - + source metal metal oxide insulator metal p-type h + h + h + h + h + p-type _ _ _ _ _ _ + + + + + + n-type e e e e e e e e e e metal When a negative VDS is applied, the positive ions flow from the source to the drain. (Positive current flows from source to drain). The amount of current depends on VDS, as well as the number of ions in the channel, channel dimensions, and material.

17 PMOS Transistor Circuit Symbol
G IG + VGS _ ID S D - VDS + Symbol has “dot” at gate. NMOS does not. ID, VGS, VDS, and VTH(p) are all negative. These values are positive for NMOS. Channel formed when VGS < VTH(p). Opposite for NMOS. Saturation occurs when VDS ≤ VGS – VTH(p). Opposite for NMOS.

18 PMOS I-V Curves cutoff mode VDS VGS = -1 V VGS = -2 V
VDS = VGS - VTH(p) VGS = -3 V ID saturation mode triode mode

19 PMOS Equations Cutoff Mode Occurs when VGS ≥ VTH(p) ID = 0 Triode Mode
Occurs when VGS < VTH(p) and VDS > VGS - VTH(p) Saturation Mode Occurs when VGS < VTH(p) and VDS ≤ VGS - VTH(p)

20 Solving Transistor Circuits
Guess the transistor mode (for each transistor). Sometimes you can make educated guess Write down the I-V relationships that go with those modes: 1 equation, 3 unknowns (ID, VDS, VGS) for each transistor Write down KVL and KCL equations (enough so that we can solve for the 3 unknowns) Check values of ID, VDS, VGS – do they agree with mode? If yes, done. Else, start over with new guess.

Download ppt "Lecture 17 Today we will discuss"

Similar presentations

Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.

Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
Goals Investigate circuits that bias transistors into different operating regions. Two Supplies Biasing Four Resistor Biasing Two Resistor Biasing Biasing.

Goals Investigate circuits that bias transistors into different operating regions. Two Supplies Biasing Four Resistor Biasing Two Resistor Biasing Biasing.
ECA1212 Introduction to Electrical & Electronics Engineering Chapter 6: Field Effect Transistor by Muhazam Mustapha, October 2011.

ECA1212 Introduction to Electrical & Electronics Engineering Chapter 6: Field Effect Transistor by Muhazam Mustapha, October 2011.
Metal-Oxide-Semiconductor Fields Effect Transistors (MOSFETs) From Prof. J. Hopwood.

Metal-Oxide-Semiconductor Fields Effect Transistors (MOSFETs) From Prof. J. Hopwood.
Recap in last lecture EE2301: Block B Unit 2.

Recap in last lecture EE2301: Block B Unit 2.
Chapter 6 The Field Effect Transistor

Chapter 6 The Field Effect Transistor
S. RossEECS 40 Spring 2003 Lecture 21 CMOS INVERTER CMOS means Complementary MOS: NMOS and PMOS working together in a circuit D S V DD (Logic 1) D S V.

S. RossEECS 40 Spring 2003 Lecture 21 CMOS INVERTER CMOS means Complementary MOS: NMOS and PMOS working together in a circuit D S V DD (Logic 1) D S V.
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.

VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
S. RossEECS 40 Spring 2003 Lecture 22 Inside the CMOS inverter, no I D current flows through transistors when input is logic 1 or logic 0, because the.

S. RossEECS 40 Spring 2003 Lecture 22 Inside the CMOS inverter, no I D current flows through transistors when input is logic 1 or logic 0, because the.
Lecture 11: MOS Transistor

Lecture 11: MOS Transistor
Lecture #26 Gate delays, MOS logic

Lecture #26 Gate delays, MOS logic
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.

10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
S. RossEECS 40 Spring 2003 Lecture 20 Today we will Review NMOS and PMOS I-V characteristic Practice useful method for solving transistor circuits Build.

S. RossEECS 40 Spring 2003 Lecture 20 Today we will Review NMOS and PMOS I-V characteristic Practice useful method for solving transistor circuits Build.
EXAMPLES OF FEEDBACK Today we will

EXAMPLES OF FEEDBACK Today we will
Lecture 21 Today we will Revisit the CMOS inverter, concentrating on logic 0 and logic 1 inputs Come up with an easy model for MOS transistors involved.

Lecture 21 Today we will Revisit the CMOS inverter, concentrating on logic 0 and logic 1 inputs Come up with an easy model for MOS transistors involved.
Lecture #16 OUTLINE Diode analysis and applications continued

Lecture #16 OUTLINE Diode analysis and applications continued
(N-Channel Metal Oxide Semiconductor)

(N-Channel Metal Oxide Semiconductor)
The metal-oxide field-effect transistor (MOSFET)

The metal-oxide field-effect transistor (MOSFET)
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.
11/3/2004EE 42 fall 2004 lecture 271 Lecture #27 MOS LAST TIME: NMOS Electrical Model – Describing the I-V Characteristics – Evaluating the effective resistance.

11/3/2004EE 42 fall 2004 lecture 271 Lecture #27 MOS LAST TIME: NMOS Electrical Model – Describing the I-V Characteristics – Evaluating the effective resistance.

Similar presentations

Ads by Google