Presentation is loading. Please wait.

Presentation is loading. Please wait.

EE42/100 Fall 2005 Prof. Fearing 1 Week 15b/ Lecture 27 Dec. 8, 2005 Final Exam: 100 Lewis, Wed. Dec. 14, 1230-330 pm 3 sides formula sheet, closed book,

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "EE42/100 Fall 2005 Prof. Fearing 1 Week 15b/ Lecture 27 Dec. 8, 2005 Final Exam: 100 Lewis, Wed. Dec. 14, 1230-330 pm 3 sides formula sheet, closed book,"— Presentation transcript:

1 EE42/100 Fall 2005 Prof. Fearing 1 Week 15b/ Lecture 27 Dec. 8, 2005 Final Exam: 100 Lewis, Wed. Dec. 14, 1230-330 pm 3 sides formula sheet, closed book, closed notes, no electronic devices Topics: ~50% since MT #2 Diodes, CMOS, gates, logic, Flip Flops, power/speed issues Review Problems 1.Crystal Radio (phasor, diode, transients) 2.CMOS inverter (EE42 Fall 2004) 3.Digital Logic (EE40 Spring 2004)

2 EE42/100 Fall 2005 Prof. Fearing 2 Crystal radio receiver for AM broadcasts – tuning R ANT V ANT V out

3 EE42/100 Fall 2005 Prof. Fearing 3 Crystal radio receiver for AM broadcasts –detection V out V DEMOD (t) +- VDVD VDVD IDID

4 EE42/100 Fall 2005 Prof. Fearing 4 V out V DEMOD (t)   f=1/T,  =2  f T V DEMOD (t)

5 EE42/100 Fall 2005 Prof. Fearing 5

6 EE42/100 Fall 2005 Prof. Fearing 6 NMOS w=1um

7 EE42/100 Fall 2005 Prof. Fearing 7

8 EE42/100 Fall 2005 Prof. Fearing 8 (EE40 Spring 2004)

Download ppt "EE42/100 Fall 2005 Prof. Fearing 1 Week 15b/ Lecture 27 Dec. 8, 2005 Final Exam: 100 Lewis, Wed. Dec. 14, 1230-330 pm 3 sides formula sheet, closed book,"

Similar presentations

Synchronous Counters with SSI Gates

Synchronous Counters with SSI Gates
Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.

Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.
Lecture 20 ANNOUNCEMENTS OUTLINE Review of MOSFET Amplifiers

Lecture 20 ANNOUNCEMENTS OUTLINE Review of MOSFET Amplifiers
S. RossEECS 40 Spring 2003 Lecture 21 CMOS INVERTER CMOS means Complementary MOS: NMOS and PMOS working together in a circuit D S V DD (Logic 1) D S V.

S. RossEECS 40 Spring 2003 Lecture 21 CMOS INVERTER CMOS means Complementary MOS: NMOS and PMOS working together in a circuit D S V DD (Logic 1) D S V.
S. RossEECS 40 Spring 2003 Lecture 22 Inside the CMOS inverter, no I D current flows through transistors when input is logic 1 or logic 0, because the.

S. RossEECS 40 Spring 2003 Lecture 22 Inside the CMOS inverter, no I D current flows through transistors when input is logic 1 or logic 0, because the.
S. RossEECS 40 Spring 2003 Lecture 27 Today we will Put a twist on our normally linear operational amplifier circuits to make them perform nonlinear computations.

S. RossEECS 40 Spring 2003 Lecture 27 Today we will Put a twist on our normally linear operational amplifier circuits to make them perform nonlinear computations.
EE42/100 Fall 2005 Prof. Fearing 1 Week 12/ Lecture 22 Nov. 17, 2005 1.Overview of Digital Systems 2.CMOS Inverter 3.CMOS Gates 4.Digital Logic 5.Combinational.

EE42/100 Fall 2005 Prof. Fearing 1 Week 12/ Lecture 22 Nov. 17, Overview of Digital Systems 2.CMOS Inverter 3.CMOS Gates 4.Digital Logic 5.Combinational.
EE42/100 Fall 2005 Prof. Fearing 1 Week 14b/ Lecture 25 Dec. 1, 2005 Example Applications 1.Class D Audio Amplifier (phasors, opamp, MOSFET) 2. Atomic.

EE42/100 Fall 2005 Prof. Fearing 1 Week 14b/ Lecture 25 Dec. 1, 2005 Example Applications 1.Class D Audio Amplifier (phasors, opamp, MOSFET) 2. Atomic.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis Fall 2010 7.1 EE4800 CMOS Digital IC Design & Analysis Lecture 7 Midterm Review Zhuo Feng.

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis Fall EE4800 CMOS Digital IC Design & Analysis Lecture 7 Midterm Review Zhuo Feng.
Lecture #26 Gate delays, MOS logic

Lecture #26 Gate delays, MOS logic
Week 7a, Slide 1EECS42, Spring 2005Prof. White Week 7a Announcements You should now purchase the reader EECS 42: Introduction to Electronics for Computer.

Week 7a, Slide 1EECS42, Spring 2005Prof. White Week 7a Announcements You should now purchase the reader EECS 42: Introduction to Electronics for Computer.
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.

10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
Those EE “4x” courses, and EE 100 CourseTitleAudienceContents EE40Intr. to Microelectronic Circuits (4 units) EE majors (with 3-hr lab) Fundl. circuit.

Those EE “4x” courses, and EE 100 CourseTitleAudienceContents EE40Intr. to Microelectronic Circuits (4 units) EE majors (with 3-hr lab) Fundl. circuit.
EE141 Spring 2003 Discussion 7 CMOS Gate Design and Circuit Optimization Related Material — Homework 6, Project 1.

EE141 Spring 2003 Discussion 7 CMOS Gate Design and Circuit Optimization Related Material — Homework 6, Project 1.
Digital Integrated Circuits Introduction Philip Leong CEG3470 Digital Circuits.

Digital Integrated Circuits Introduction Philip Leong CEG3470 Digital Circuits.
1 EE40 Summer 2010 Hug EE40 Lecture 16 Josh Hug 8/02\/2010.

1 EE40 Summer 2010 Hug EE40 Lecture 16 Josh Hug 8/02\/2010.
Copyright 2001, Regents of University of California Lecture 18: 04/0703 A.R. Neureuther Version Date 04/03/03 EECS 42 Intro. electronics for CS Spring.

Copyright 2001, Regents of University of California Lecture 18: 04/0703 A.R. Neureuther Version Date 04/03/03 EECS 42 Intro. electronics for CS Spring.
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.

11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
Those EE “4x” courses, and EE 100 CourseTitleAudienceContents EE40Intr. to Microelectronic Circuits (4 units) EE majors (with 3-hr lab) Fundl. circuit.

Those EE “4x” courses, and EE 100 CourseTitleAudienceContents EE40Intr. to Microelectronic Circuits (4 units) EE majors (with 3-hr lab) Fundl. circuit.
Week 9b, Slide 1EECS42, Spring 2005Prof. White Week 9b OUTLINE Digital logic functions NMOS logic gates The CMOS inverter Reading Rabaey et al.: Section.

Week 9b, Slide 1EECS42, Spring 2005Prof. White Week 9b OUTLINE Digital logic functions NMOS logic gates The CMOS inverter Reading Rabaey et al.: Section.

Similar presentations

Ads by Google