Download presentation
Presentation is loading. Please wait.
1
Ch 8 - Control Unit and Algorithmic State Machines
2
Control Unit An Instruction performs a well defined task
such as adding a number in memory to a number in register file in CPU Example: ADD M(R1), R2, R3 which might mean : add the contents of memory location M(R1) to the contents of register R2 and leave the result in R3 Requires a sequence of microoperations to bring the memory contents, to read the R2, to add, to write the result back in R3
3
Control Unit The whole process requires a sequencing of microoperation control signals Will depend on the instruction Sequencing is done by the control unit At each clock pulse, a different number of control signals become high. The control signal coming out of the control unit is called a ‘control word’
4
Control Unit There are 2 types of control units:
Hard wired- All circuits are sequential circuits and fixed Microprogrammed: The control words are stored in a memory called ‘Control Memory’ How do we design a hard-wired control unit?
5
Control Unit Control units are just sequential circuits
Even a small CU can have many states and inputs Classical sequential circuit design won’t work Too many variables Extremely difficult to modify Therefore most control unit designs are based on some other sequential circuit architecture
6
Algorithmic State Machines
One way of improving the level of understanding is to use ASM Charts Algorithmic State Machine (ASM) ASM charts look something like a software flow diagram ASM chart is still basically a state diagram Will be used to solve problems that will take a sequence , maybe a loop of microoperations in hardware That’s why they are called Algorithmic State Machines
7
ASM An ‘algorithm’ like sequence: t1.P: R0 R1 t2.Q: R2 M(R1)
t3.T: R0 R1+R2 A hardware Algorithm: Register transfers, microops and related control signals to realize a given task ASM: representation of a hardware algorithm in a form of a flowchart
8
An example of an ASM: Multiplier
An ‘ASM block’ is a state box and remaining boxes
9
ASM Chart Elements ASM Charts are composed of ASM Blocks
An ASM block is composed of One and only one state box Optional decision boxes Optional conditional output boxes Each ASM block has a single entry Connected to the state box Multiple outputs are allowed (decisions) Some outputs may be conditional (Mealy) All transfers in an ASM block are performed in a common clock cycle.
10
ASM State Box Moore outputs go here
11
ASM State Box Example
12
ASM Decision Box c) ASM scalar decision box From ASM State Box
Condition false path Condition true path c) ASM scalar decision box
13
ASM Conditional Output Box
Mealy outputs go here
14
ASM Vector Decision Box
Entry n-bit Condition Exit 0 Exit 1 Exit 2n-1 e) ASM vector decision box
15
Example:Serial Transmitter
Serial transmitter circuit is basically the same as the serial port output of your PC Sends data to receiver by parallel to serial conversion (5 to 8 bits per transmission) Extra information is transmitted so receiver knows where the data starts and ends Odd or even parity can also be included for error detection
16
Serial Transmitter Block Diagram
8 DATA SO 2 LS NS PE PS DONE GO CLK
17
Serial Transmitter Control / Protocol
LS 00 01 10 11 Definition 5 bits 6 bits 7 bits 8 bits NS 1 Definition 1 stop bit 2 stop bits PE 1 Definition no parity parity bit PS 1 Definition even parity odd parity Data Bits (5 to 8), LSB first MARK SPACE Start Bit Parity Bit Stop Bit (1 or 2)
18
Serial Transmitter RTL
MARK: SO ← ‘1’ SPACE: SO ← ‘0’, SR ← DATA, P ← PS DOUT: SO ← SR(0), SR ← shr(SR), P ← P O SR(0) POUT: SO ← P
19
Serial Transmitter Control
The serial transmitter CU must provide the proper sequence of control signals to the datapath Controls are MARK, SPACE, DOUT, POUT The sequence is conditional on the number of data bits, parity enable, and # stop bits The GO input signals when to start operation This gives us a total of 5 inputs
20
Serial Xmit State Diagram
DOUT D6 D5 STOP MARK PAR POUT D0 D1 D2 D3 D4 IDLE MARK, DONE INIT SPACE GO RST ___ LS=3 LS=2 LS=1 LS=0 PE NS __ __ PE & NS __ Initial Control Unit State Diagram
21
Serial Xmit CU With 12 states, we need 4 flip-flops; this with the 5 inputs will require us to simplify 9 variable combinational logic functions We can simplify things if we break the problem into two parts A simplified sequential circuit A controlled counter to count the data bits SPACE: CNTR “01” & LS (4, 5, 6, 7) DOUT: CNTR CNTR - 1 LAST := (CNTR = “0000”)
22
Reduced Serial Xmit State Diagram
DAT DOUT STOP MARK PAR POUT IDLE MARK, DONE INIT SPACE GO RST ___ LAST & PE NS __ PE & NS & LAST __ __ Final Control Unit State Diagram _____ LAST
23
Serial Transmit ASM Chart
IDLE MARK, DONE GO 1 B
24
Serial Transmit ASM Chart
B INIT SPACE C
25
Serial Transmit ASM Chart
PE 1 D DAT DOUT NS 1 E LAST 1 A
26
Serial Transmit ASM Chart
D PAR POUT NS 1 A E
27
Serial Transmit ASM Chart
STOP MARK A
28
One Flip-Flop Per State CUs
Also known as “One Hot” Each state represented by separate FF Active state indicated by FF that is set All other FFs are reset State transitions made by shifting the “hot” 1 to the next state 1 FF/State CUs are easy to implement Directly map hardware onto ASM chart
29
1 Hot State
30
1 Hot Decision
31
1 Hot Junction
32
1 Hot Conditional Output
33
1 Hot Considerations Operation relies on one and only one FF set at any one time Sync state: when set, all other FFs are reset System reset must also initialize CU If an output condition is asserted in more than one state, just OR the FF outputs Modification is easy; changes limited
34
Sequence Register and Decoder
A parallel register (usually D-FFs) stores control unit state value States values are decoded into discrete state signals Discrete state signals combined with inputs to generate sequence register next state values Not too hard to design but next state logic can get complex quickly
35
Controlled Counter as Sequence Register
Like sequence register and decoder but we take advantage of built-in sequencing of counter Counter control logic determines if counter clears, loads, holds, or counts Control unit next state is indirectly determined by control logic
36
Controlled Counter Built-in Sequencing
CLEAR n HOLD LOAD k COUNT n+1
37
Reduced Serial Xmit State Diagram
DAT DOUT STOP MARK PAR POUT IDLE INIT SPACE GO RST ___ LAST & PE NS __ PE & NS & LAST __ __ Final Control Unit State Diagram _____ LAST
38
Counter Control Mapping and States
DAT DOUT STOP MARK PAR POUT IDLE INIT SPACE GO RST ___ LAST & PE NS __ PE & NS & LAST __ __ Final Control Unit State Diagram _____ LAST HLD CLR EN 4 1 CLR CLR EN LD EN HLD 2 3 EN
39
Counter Control Equations
40
Control Unit Block Diagram
inputs MUX ST0 ST1 ST2 ST3 ST4 Comb. Logic 1 2 3 4 5 6 7 EN A Qa B Qb C Qc D Qd CL LD control 1 S0 S1 S2 CLK
41
Sequential Multiplication
Combination logic multiplication needs massive amount of logic for large op. sizes Sequential multiplication is much more logic efficient but takes multiple clocks Basic step (see text p. 370) is: If multiplier bit = ‘1’ Add multiplicand to partial product Shift partial product right
42
Sequential Multiplication
43
Sequential Multiplication
44
Multiplier Block Diagram
n-1 IN We assume B,Q and P are İnitially loaded. And G signal is controlled from outside n Counter P Reg. B Multiplicand initially n Zero detect Adder Z Cout Control Unit Q0 n G C Reg. A Reg. Q Multiplier initially n n 4 Control Signals OUT AQ : result
45
Z is checked in parallel with P=P-1 so the loop is repeated n times
Multiplier ASM Chart IDLE G 1 A ← 0 P ← n-1 C ← 0 MUL0 A ← A + B C ← Cout 1 Q0 MUL1 CAQ ← shr(CAQ) C ← 0 P ← P-1 Z is checked in parallel with P=P-1 so the loop is repeated n times 1 Z
46
Design of the Control unit
Microoperation control signals Control of sequencing should be generated in the CU. For microop control signals, we look at every register and get all operations on each register. For sequencing, we remove the microops and get a state diagram.Our states are called IDLE, MUL0, MUL1
47
Design of the Control unit
Realized together Control signal names. Initialize,load, shift-dec, clear-c
48
Design of the Control unit
Design of sequencing: Do like a sequential circuit by : Removing all outputs and conditional output boxes from ASM chart Any decision box that’s not affecting the state flow must be removed. Stripped- off ASM chart is seen next. ASM Chart State Diagram State table
49
Design of the Control unit
50
Design of the Control unit
Sequence register and decoder approach 2 FF’s since we have 3 states The state outputs are inputted to a decoder to obtain IDLE, MUL0, MUL1 Make the state table from state diagram Find the input equations to FF’s.
51
Design of the Control unit
DM1=MUL0 DM0=IDLE.G+MUL1.Z’
52
Design of the Control unit
IDLE:00 MUL0:01 Z=0 Z=1 Outputs: same as states MUL:10 This completes the design of multiplier!
53
Microprogrammed Control
The control words are stored in a memory permanently This memory is called ‘Control Memory’ Made of ‘ROM’ technology: Read Only Memory PROM:programmable ROM(EPROM,EEPROM..) Can only be read - written once permanently The microops in a hardware algorithm are written to control memory like a program-called microprogram The control memory has its own sequencing mechanizm; microprogram has parts as microops and sequencing info
54
Microprogrammed CU Block Diagram
CAR: holds present ROM address MICROINSTRUCTIONS CDR: holds current microinstruction
55
Microprogrammed CU Characteristics
Control Store (PROM) contains two types of information: The control values for the data path Information which specifies how next CAR value (microaddress) is determined
56
Multiplier Microprogrammed CU
57
Microprogrammed CU Control Memory Word
IT LD SD CC SEL NXTADD0 NXTADD1 3 2 1 Microprogrammed CU Control Datapath Control Depending on the value of the selected condition(SEL), the microprogram continues with either NXTADD0 or NEXTADD1. IT(Initialize) , LD, SD, CC are control signals discussed previously.
58
Select Field Definitions
59
μP CU Control Memory Contents (μ code)
Microprogrammed CU Control Datapath Control CAR NXTADD1 NXTADD0 SEL DATAPATH IDLE INIT IDLE DG - INIT - MUL0 NXT IT, CC MUL0 ADD MUL1 DQ - ADD - MUL1 NXT LD MUL1 IDLE MUL0 DZ SD, CC We converted the ASM chart here to a microprogram!
60
μP CU Control Memory Contents (binary)
Microprogrammed CU Control Datapath Control ADDRESS NXTADD1 NXTADD0 SEL IT LD SD CC 000 001 000 01 001 000 010 00 1 1 010 011 100 10 011 000 100 00 1 100 010 000 11 1 1
61
Hardwired CU versus Microprogrammed CU
Speed: Hardwired is faster ; reading from ROM takes time, especially if its big Cost: Microprogrammed is cheaper Flexibility: Mp. much more flexible. Upward competibility among succesive processors etc. Since speed is the most important factor today, hardwired control is preferred.
Similar presentations
