Presentation is loading. Please wait.

Presentation is loading. Please wait.

CMOL overview ● CMOS / nanowire / MOLecular hybrids ● Uses combination of Micro – Nano – Nano implements regular blocks (ie memory) – CMOS used for logic,

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "CMOL overview ● CMOS / nanowire / MOLecular hybrids ● Uses combination of Micro – Nano – Nano implements regular blocks (ie memory) – CMOS used for logic,"— Presentation transcript:

1 CMOL overview ● CMOS / nanowire / MOLecular hybrids ● Uses combination of Micro – Nano – Nano implements regular blocks (ie memory) – CMOS used for logic, decoder and driver circuits ● Best suited for memories and cell-based FPGA design

2 Potential Advantages of CMOL ● FPGAs are easier to design – Doesn't face the “design bottleneck” of custom hardware design ● regular structures for memory applications ● CrossNets for neural networks

3 Potential Drawbacks to CMOL ● Sub-optimal for specific tasks (datapath) ● No nano latches – uses CMOS registers – Very little pipelining due to high register cost – Contrasts NASICs dynamic style ● 2 step configuration relies heavily on (unreliable) interaction with CMOS – Map design onto CMOL fabric – Detect errors and reconfigure as needed

4 CMOL concerns ● CAD tools undeveloped ● Parasitic interactions between collocated nano and micro devices? ● Power density issues?

5 Conclusion ● CMOL offers an efficient method for possible implementation of designs of identical configurable cells like memories and FPGAs ● Such designs are not well suited for all tasks ● CMOL argues that the incremental improvement of NASICs would not be worth design cost – However, industry does pay great cost for incremental improvement all the time ● Unless there is a shift in the way we compute, CMOL will not be optimal for logic

6 Outlook ● FPGA style circuits and memories might be among the first circuits to use nano devices ● Even if they are, NASICs will still be needed for optimized logic circuits

Download ppt "CMOL overview ● CMOS / nanowire / MOLecular hybrids ● Uses combination of Micro – Nano – Nano implements regular blocks (ie memory) – CMOS used for logic,"

Similar presentations

FPGA (Field Programmable Gate Array)

FPGA (Field Programmable Gate Array)
NanoFabric Chang Seok Bae. nanoFabric nanoFabric : an array of connect nanoBlocks nanoBlock : logic block that can be progammed to implement Boolean function.

NanoFabric Chang Seok Bae. nanoFabric nanoFabric : an array of connect nanoBlocks nanoBlock : logic block that can be progammed to implement Boolean function.
Implementation Approaches with FPGAs Compile-time reconfiguration (CTR) CTR is a static implementation strategy where each application consists of one.

Implementation Approaches with FPGAs Compile-time reconfiguration (CTR) CTR is a static implementation strategy where each application consists of one.
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.

1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.

A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
Lecture 9: Coarse Grained FPGA Architecture October 6, 2004 ECE 697F Reconfigurable Computing Lecture 9 Coarse Grained FPGA Architecture.

Lecture 9: Coarse Grained FPGA Architecture October 6, 2004 ECE 697F Reconfigurable Computing Lecture 9 Coarse Grained FPGA Architecture.
TangP187_MAPLD2004 1 High-Performance SEE- Hardened Programmable DSP Array Larry McMurchie, Carl Sechen Students: Victor Tang, James Lan, Duncan Lam Dept.

TangP187_MAPLD High-Performance SEE- Hardened Programmable DSP Array Larry McMurchie, Carl Sechen Students: Victor Tang, James Lan, Duncan Lam Dept.
EECE579: Digital Design Flows

EECE579: Digital Design Flows
Reconfigurable Computing: What, Why, and Implications for Design Automation André DeHon and John Wawrzynek June 23, 1999 BRASS Project University of California.

Reconfigurable Computing: What, Why, and Implications for Design Automation André DeHon and John Wawrzynek June 23, 1999 BRASS Project University of California.
Extensible Processors. 2 ASIP Gain performance by:  Specialized hardware for the whole application (ASIC). −  Almost no flexibility. −High cost.  Use.

Extensible Processors. 2 ASIP Gain performance by:  Specialized hardware for the whole application (ASIC). −  Almost no flexibility. −High cost.  Use.
CMOL vs NASICs T. Wang University of Massachusetts, Amherst September 29, 2005.

CMOL vs NASICs T. Wang University of Massachusetts, Amherst September 29, 2005.
CMOL: Device, Circuits, and Architectures Konstantin K.Likharev and Dmitri B. Strukov Stony Brook University 697GG Nano Computering Fall 2005 Prepared.

CMOL: Device, Circuits, and Architectures Konstantin K.Likharev and Dmitri B. Strukov Stony Brook University 697GG Nano Computering Fall 2005 Prepared.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.

FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.
Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.

Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.
Evolution of implementation technologies

Evolution of implementation technologies
Project Overview: Nanoscale Application Specific ICs (NASIC) and Wire-Streaming Processors (WiSP) Csaba Andras Moritz Associate Professor University of.

Project Overview: Nanoscale Application Specific ICs (NASIC) and Wire-Streaming Processors (WiSP) Csaba Andras Moritz Associate Professor University of.
CAD and Design Tools for On- Chip Networks Luca Benini, Mark Hummel, Olav Lysne, Li-Shiuan Peh, Li Shang, Mithuna Thottethodi,

CAD and Design Tools for On- Chip Networks Luca Benini, Mark Hummel, Olav Lysne, Li-Shiuan Peh, Li Shang, Mithuna Thottethodi,
Digital Design – Physical Implementation Chapter 7 - Physical Implementation.

Digital Design – Physical Implementation Chapter 7 - Physical Implementation.

Similar presentations

Ads by Google