Presentation is loading. Please wait.

Presentation is loading. Please wait.

Design Technology Center National Tsing Hua University 2006 International Center on Design for Nanotechnologies Workshop Grand Formosa Taroko Grand Formosa.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Design Technology Center National Tsing Hua University 2006 International Center on Design for Nanotechnologies Workshop Grand Formosa Taroko Grand Formosa."— Presentation transcript:

1 Design Technology Center National Tsing Hua University 2006 International Center on Design for Nanotechnologies Workshop Grand Formosa Taroko Grand Formosa Taroko Jan. 6 - Jan. 7 Jan. 6 - Jan. 7

2 積體電路設計技術研發中心積體電路設計技術研發中心 2 議 程 part Ⅰ DateTimeSessions JAN. 6 (Fri.) 08:15-08:30 Welcome and Introductions 08:30-10:30 Invited session on nanotechnologies (Chairs: Tim Cheng and Jason Cong) ** Nano-architectonics for Integrated Circuits and Systems - A Perspective (Kang Wang, UCLA) (Kang Wang, UCLA)Kang Wang, UCLAKang Wang, UCLA ** National Technology Program in Taiwan (Jyuo-Min Shyu, ITRI) Jyuo-Min ShyuJyuo-Min Shyu ** Research Highlights of CNST of UST (Cheng-Chung Chi, NTHU) Cheng-Chung Chi, NTHUCheng-Chung Chi, NTHU 10:30-10:45 Coffee Break 10:45-12:00 Design and Test for Reliability (Chair: Tim Cheng) ** Self-Adaptable and Error-Resilient System Design (Tim Cheng, UCSB) Tim ChengTim Cheng ** A New Paradigm for Scan Chain Diagnosis Using Signal Processing Techniques ( Shi-Yu Huang, NTHU) Techniques ( Shi-Yu Huang, NTHU)Shi-Yu Huang, NTHUShi-Yu Huang, NTHU ** Flash Memory Built-In Self-Diagnosis with Test Mode Contrl (Jen-Chieh Jen-Chieh Yeh, NTHU Yeh, NTHU) Yeh, NTHU) Yeh, NTHU 12:00-13:00Lunch

3 積體電路設計技術研發中心積體電路設計技術研發中心 3 議 程 part Ⅱ DateTimeSessions Jan. 6 (Fri.) 13:00-14:15 Design and Test for Programmability (Chair: Shih-Chieh Chang NTHU) ** A BIST scheme for FPGA interconnect delay faults (Yen-Lin Peng, Yen-Lin Peng,Yen-Lin Peng, NTHU NTHU) NTHU) NTHU ** Maximum Instantaneous Current analysis and cross talk optimization *** A Bus Architecture for Crosstalk Elimination ( Wen-Wen Hsieh, *** A Bus Architecture for Crosstalk Elimination ( Wen-Wen Hsieh,Wen-Wen HsiehWen-Wen Hsieh NTHU) NTHU) *** Lower Bound Estimation of Maximum Instantaneous Current for *** Lower Bound Estimation of Maximum Instantaneous Current for Sequential Circuits (Cheng-Tao Hsieh, NTHU) Sequential Circuits (Cheng-Tao Hsieh, NTHU)Cheng-Tao Hsieh, NTHUCheng-Tao Hsieh, NTHU ** A probabilistic approach to logic equivalence checking (Chun-Yao Chun-Yao Wang, NTHU Wang, NTHU) Wang, NTHU) Wang, NTHU 14:15-14:30 Coffee Break 14:30-15:00 NSF/NSC discussion (Bill Chang and Cheng-Wen Wu, NTHU) Bill Chang Cheng-Wen WuBill Chang Cheng-Wen Wu 15:00-16:00 Education and social impact (Chair: Jason Cong) Joy of speech making (C.L. Liu, NTHU) C.L. Liu, NTHUC.L. Liu, NTHU 16:30-17:30 Panel discussions Opportunities and challenges for design for nanotechnologies 18:00-20:00Dinner

4 積體電路設計技術研發中心積體電路設計技術研發中心 4 議 程 part Ⅲ DateTimeSessions JAN.7(Sat.) 08:30-09:00 Design Drivers (Steve Lin and/or Cheng Xu) Design Drivers (Steve Lin and/or Cheng Xu) 09:00-10:15 Complexity management for nano-scale designs Complexity management for nano-scale designs ** System-level synthesis for programmable systems (Jason Cong) ** System-level synthesis for programmable systems (Jason Cong)Jason CongJason Cong ** Solution Space Smoothing Method and its Application (Sheqin ** Solution Space Smoothing Method and its Application (SheqinSheqin Dong Dong) Dong) Dong 10:15-10:30 Coffee Break Coffee Break 10:30-11:30 Discussion of 2006 research plan Discussion of 2006 research plan 11:30-13:30 Lunch Lunch

Download ppt "Design Technology Center National Tsing Hua University 2006 International Center on Design for Nanotechnologies Workshop Grand Formosa Taroko Grand Formosa."

Similar presentations

Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Sequential Synthesis.

Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Sequential Synthesis.
An Integrated ECC and Redundancy Repair Scheme for Memory Reliability Enhancement National Tsing Hua University Hsinchu, Taiwan Chin-Lung Su, Yi-Ting Yeh,

An Integrated ECC and Redundancy Repair Scheme for Memory Reliability Enhancement National Tsing Hua University Hsinchu, Taiwan Chin-Lung Su, Yi-Ting Yeh,
Design Technology Center National Tsing Hua University IC-SOC Design Driver Highlights Cheng-Wen Wu.

Design Technology Center National Tsing Hua University IC-SOC Design Driver Highlights Cheng-Wen Wu.
Design Technology Center National Tsing Hua University IC-SOC Design Driver Highlights Cheng-Wen Wu.

Design Technology Center National Tsing Hua University IC-SOC Design Driver Highlights Cheng-Wen Wu.
Giga-Scale System-On-A-Chip International Center on System-on-a-Chip (ICSOC) Jason Cong University of California, Los Angeles Tel: 310-206-2775, Email:

Giga-Scale System-On-A-Chip International Center on System-on-a-Chip (ICSOC) Jason Cong University of California, Los Angeles Tel: ,
Hardware/Software System Design and Validation Dr. Xiaoyu Song Networked Sensors Architecture Platform based on Component-based.

Hardware/Software System Design and Validation Dr. Xiaoyu Song Networked Sensors Architecture Platform based on Component-based.
VLSI/CAD Laboratory Department of Computer Science National Tsing Hua University TH EDA Estimation of Maximum Instantaneous Current for Sequential Circuits.

VLSI/CAD Laboratory Department of Computer Science National Tsing Hua University TH EDA Estimation of Maximum Instantaneous Current for Sequential Circuits.
NTHU-CS 1 Performance-Optimal Clustering with Retiming for Sequential Circuits Tzu-Chieh Tien and Youn-Long Lin Department of Computer Science National.

NTHU-CS 1 Performance-Optimal Clustering with Retiming for Sequential Circuits Tzu-Chieh Tien and Youn-Long Lin Department of Computer Science National.
1 Sources of Component Failures On-Die Temperature variations SEU - soft errors Parametric variations Random Defects random defects parametric variations.

1 Sources of Component Failures On-Die Temperature variations SEU - soft errors Parametric variations Random Defects random defects parametric variations.
22 nd IEEE VLSI Test Symposium (VTS 2004) Napa Valley, CA.

22 nd IEEE VLSI Test Symposium (VTS 2004) Napa Valley, CA.
Core-based SoCs Testing Julien Pouget Embedded Systems Laboratory (ESLAB) Linköping University Julien Pouget Embedded Systems Laboratory (ESLAB) Linköping.

Core-based SoCs Testing Julien Pouget Embedded Systems Laboratory (ESLAB) Linköping University Julien Pouget Embedded Systems Laboratory (ESLAB) Linköping.
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
TH EDA NTHU-CS VLSI/CAD LAB 1 Re-synthesis for Reliability Design Shih-Chieh Chang Department of Computer Science National Tsing Hua University.

TH EDA NTHU-CS VLSI/CAD LAB 1 Re-synthesis for Reliability Design Shih-Chieh Chang Department of Computer Science National Tsing Hua University.
SLIP 2000April 8, 2000 --1-- WELCOME! ACM International Workshop on System-Level Interconnect Prediction Dirk Stroobandt General Chair.

SLIP 2000April 8, WELCOME! ACM International Workshop on System-Level Interconnect Prediction Dirk Stroobandt General Chair.
Build-In Self-Test of FPGA Interconnect Delay Faults Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University.

Build-In Self-Test of FPGA Interconnect Delay Faults Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University.
Giga-Scale System-On-A-Chip International Center on System-on-a-Chip (ICSOC) Jason Cong University of California, Los Angeles Tel: 310-206-2775, Email:

Giga-Scale System-On-A-Chip International Center on System-on-a-Chip (ICSOC) Jason Cong University of California, Los Angeles Tel: ,
Design Technology Center National Tsing Hua University Flash Memory Built-In Self-Test Using March-Like Algorithms Jen-Chieh Yeh, Chi-Feng Wu, Kuo-Liang.

Design Technology Center National Tsing Hua University Flash Memory Built-In Self-Test Using March-Like Algorithms Jen-Chieh Yeh, Chi-Feng Wu, Kuo-Liang.
IC-SOC STEAC: An SOC Test Integration Platform Cheng-Wen Wu.

IC-SOC STEAC: An SOC Test Integration Platform Cheng-Wen Wu.
Design Technology Center National Tsing Hua University A New Paradigm for Scan Chain Diagnosis Using Signal Processing Techniques Shi-Yu Huang ( 黃錫瑜 )

Design Technology Center National Tsing Hua University A New Paradigm for Scan Chain Diagnosis Using Signal Processing Techniques Shi-Yu Huang ( 黃錫瑜 )

Similar presentations

Ads by Google