Presentation is loading. Please wait.

Presentation is loading. Please wait.

Component Symbols process Thread Auto-sized with text label Processor Memory System data Device bus Threadgroup subprogram.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Component Symbols process Thread Auto-sized with text label Processor Memory System data Device bus Threadgroup subprogram."— Presentation transcript:

1 info@aadl.info Component Symbols process Thread Auto-sized with text label Processor Memory System data Device bus Threadgroup subprogram

2 info@aadl.info Scalable Symbols processor memory device bus ThreadGroup ProcessThread Data Subprogram System

3 info@aadl.info Relations, Bindings, Modes Implements extends Processor Binding Memory Binding Connection Binding 5ms Periodic thread Aperiodic thread B Background thread 5ms Sporadic thread mode1 mode2 fast Modes and Transitions

4 info@aadl.info Port, Subprogram, Connection Graphics data port Ports & Subprograms Delayed connection out in in out Event port Event data port Subprogram as data type method Immediate connection method server Server subprogram as Thread entrypoint port group data access bus access access connection

Download ppt "Component Symbols process Thread Auto-sized with text label Processor Memory System data Device bus Threadgroup subprogram."

Similar presentations

Network II.5 simulator ..

Network II.5 simulator ..
Copyright © 2006 by The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill Technology Education Copyright © 2006 by The McGraw-Hill Companies,

Copyright © 2006 by The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill Technology Education Copyright © 2006 by The McGraw-Hill Companies,
PowerPoint Presentation What is it and how do you create one Ms Russell November 2004.

PowerPoint Presentation What is it and how do you create one Ms Russell November 2004.
Clare Smtih SHARC Presentation1 The SHARC Super Harvard Architecture Computer.

Clare Smtih SHARC Presentation1 The SHARC Super Harvard Architecture Computer.
Chapter Three: Interconnection Structure

Chapter Three: Interconnection Structure
3D Graphics Content Over OCP Martti Venell Sr. Verification Engineer Bitboys.

3D Graphics Content Over OCP Martti Venell Sr. Verification Engineer Bitboys.
Communications Room: Router/WAP, Switch, Server, Patch Panel Communications Room: Router/WAP, Switch, Server, Patch Panel Hard-wired Ethernet Ports… Site.

Communications Room: Router/WAP, Switch, Server, Patch Panel Communications Room: Router/WAP, Switch, Server, Patch Panel Hard-wired Ethernet Ports… Site.
COE 405 VHDL Basics Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Aiman H. El-Maleh Computer Engineering.

COE 405 VHDL Basics Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Aiman H. El-Maleh Computer Engineering.
S04: MSP430 Microarchitecture

S04: MSP430 Microarchitecture
ComS 512 Project John Altidor Michelle Ruse Jonathan Schroeder.

ComS 512 Project John Altidor Michelle Ruse Jonathan Schroeder.
 The central processing unit (CPU) interprets and executes instructions.  The “brains” of the computer.  The speed of the processor is how fast it.

 The central processing unit (CPU) interprets and executes instructions.  The “brains” of the computer.  The speed of the processor is how fast it.
Sponsored by the U.S. Department of Defense © 2005 by Carnegie Mellon University 1 Pittsburgh, PA 15213-3890 Architecture Analysis & Design Language (SAE.

Sponsored by the U.S. Department of Defense © 2005 by Carnegie Mellon University 1 Pittsburgh, PA Architecture Analysis & Design Language (SAE.
Winter 2007SEG2101 Chapter 41 Chapter 4 SDL – Structure and Behavior.

Winter 2007SEG2101 Chapter 41 Chapter 4 SDL – Structure and Behavior.
Architecture Modeling and Analysis for Embedded Systems Oleg Sokolsky CIS700 Fall 2005.

Architecture Modeling and Analysis for Embedded Systems Oleg Sokolsky CIS700 Fall 2005.
© ABB Group - 1 - 10-Jun-15 Evaluation of Real-Time Operating Systems for Xilinx MicroBlaze CPU Anders Rönnholm.

© ABB Group Jun-15 Evaluation of Real-Time Operating Systems for Xilinx MicroBlaze CPU Anders Rönnholm.
Intro Test 2 – Chapters 3,4 & Word Sample Questions SPRING 2005.

Intro Test 2 – Chapters 3,4 & Word Sample Questions SPRING 2005.
Architecture Modeling and Analysis for Embedded Systems Overview of AADL and related research activities in RTG Oleg Sokolsky September 19, 2008.

Architecture Modeling and Analysis for Embedded Systems Overview of AADL and related research activities in RTG Oleg Sokolsky September 19, 2008.
I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.

I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.
Introduction to Systems Architecture Kieran Mathieson.

Introduction to Systems Architecture Kieran Mathieson.
Figure 1.1 Interaction between applications and the operating system.

Figure 1.1 Interaction between applications and the operating system.

Similar presentations

Ads by Google