Download presentation
Presentation is loading. Please wait.
1
Ethernet Bomber Stand-Alone / PCI-E controlled Ethernet Packet Generator Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Characterization Presentation
2
Contents General description Project goals System description Top level block diagram HW and SW requirements Project millstone
3
General Description The demand for effective, real-time Ethernet monitoring and analysis devices requires a high-speed HW implemented Ethernet packet generator (“Bomber”).
4
Project Goals Developing a hardware Ethernet packet generator and transmitter for Ethernet network and devices testing. Support Stand-alone operation mode (PCI-E controlled – Optional). Implementation of the system on Altera PCI-E Development kit board with Stratix II GX FPGA.
5
Project Goals Learning common communication protocols such as Ethernet, UDP, IP Learning HW development language (VHDL)
6
System Description Network Bomber Ethernet PC PCI-E optional Stand Alone operation mode: Generating and transmitting Ethernet packets. Configuration through Ethernet protocol as well. Configuration through PCI-E
7
Top Level Block Diagram FPGA UDP/IP Packet generator NIOS II Core Payload Data base PHY Marvell External Ethernet 10/100 Mbps MII RJ-45 Ethernet MAC Altera MegaFunc PCI-E interface – 2.5 Gb/s Altera MegaFunc (optional) Creating UDP/IP packets in Transport/Network layers. Implementation with NIOS II Core, using FPGA memory. External memory usage necessity is to be examined. Creating Ethernet packets in Datalink layer Implementation with Altera Mega function Ethernet MAC Sending packets through Marvell Physical layer (board Hw) Using RJ-45 connector for twisted pair Optional implementation of PCI-E interface for configuration purpose only.
8
HW & SW Tools SW: Quartus II – Altera Nios II – Altera SoPC Builder - Altera Megacore-IP library - Altera HDL-Designer HW: PCIe Development Board - Altera
9
Project Milestones Week characterizing project Top level Design and connectivity Detailed design, sub-unit block diagram Detailed characterization i.e. transfer speed, memory usage, configuration method etc. Thorough Learning of relevant network protocols (Ethernet, UDP, IP) Learning and exercising working environment 87654321
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.