Presentation is loading. Please wait.

Presentation is loading. Please wait.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture06 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture06 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008."— Presentation transcript:

1 S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture06 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison Wesley – Rabaey/Pearson]

2 S. Reda EN160 SP’08 Computer-Aided Design (CAD) Tools Early days were easy. The first IC-based microprocessor 4004 from Intel had only 2300 transistors (manufactured in 10 micron technology). Almost manual design. Current chips has well about 1B transistors. To get the chip to market fast, CAD tools are needed.

3 S. Reda EN160 SP’08 A simple tool chain Layout and routing Cell library simulation IC layout/ area Verification and timing/ power results Hardware Description Languages synthesis specifications schematic entry

4 S. Reda EN160 SP’08 Design Layout using Tanner L-Edit

5 S. Reda EN160 SP’08 How to implement the layout for an inverter?

6 S. Reda EN160 SP’08 1. First setup technology Use AMI 0.5μ submicron technology (λ=0.3μ)

7 S. Reda EN160 SP’08 Design rules are a bit different than book active polysilicon contacts metal

8 S. Reda EN160 SP’08 Adjust design in terms of lambda

9 S. Reda EN160 SP’08 N well creation

10 S. Reda EN160 SP’08 Active region

11 S. Reda EN160 SP’08 P-Select

12 S. Reda EN160 SP’08 N-select

13 S. Reda EN160 SP’08 Active well/substrate taps Had to adjust well

14 S. Reda EN160 SP’08 Select for taps

15 S. Reda EN160 SP’08 Polysilicon

16 S. Reda EN160 SP’08 Metal 1

17 S. Reda EN160 SP’08 Contacts (to active)

18 S. Reda EN160 SP’08 Contacts to poly

19 S. Reda EN160 SP’08 Contacts to poly

20 S. Reda EN160 SP’08 Piece of metal1 for input pin

21 S. Reda EN160 SP’08 Via1 from metal1 to metal2

22 S. Reda EN160 SP’08 Add little metal2 for output pin

23 S. Reda EN160 SP’08 Design Rule Checker (DRC) verifies that your layout does not violate any rules ignore density warnings if they show up error

24 S. Reda EN160 SP’08 Design cosmetics Translate your design to the origin

25 S. Reda EN160 SP’08 Label your inverter pins Make sure you are on the right layer When you label pin, you can select a region (not just point)

Download ppt "S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture06 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008."

Similar presentations

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture10 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture10 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 24: Sequential Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 24: Sequential Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN1600) Lecture 21: Dynamic Combinational Circuit Design Prof. Sherief Reda Division of.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN1600) Lecture 21: Dynamic Combinational Circuit Design Prof. Sherief Reda Division of.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN01600) Lecture 19: Combinational Circuit Design (1/3) Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN01600) Lecture 19: Combinational Circuit Design (1/3) Prof. Sherief Reda Division of Engineering,
Design and Implementation of VLSI Systems (EN1600) Lecture08 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.

Design and Implementation of VLSI Systems (EN1600) Lecture08 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley –

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley –
Design and Implementation of VLSI Systems (EN1600) Lecture 27: Datapath Subsystems 3/4 Prof. Sherief Reda Division of Engineering, Brown University Spring.

Design and Implementation of VLSI Systems (EN1600) Lecture 27: Datapath Subsystems 3/4 Prof. Sherief Reda Division of Engineering, Brown University Spring.
S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN1600S08) Lecture12: Logical Effort (1/2) Prof. Sherief Reda Division of Engineering,

S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN1600S08) Lecture12: Logical Effort (1/2) Prof. Sherief Reda Division of Engineering,
Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley.

Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 27: Datapath Subsystems 1/3 Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 27: Datapath Subsystems 1/3 Prof. Sherief Reda Division of Engineering,
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley]

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley]
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 28: Datapath Subsystems 2/3 Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 28: Datapath Subsystems 2/3 Prof. Sherief Reda Division of Engineering,
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 29: Datapath Subsystems 3/3 Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 29: Datapath Subsystems 3/3 Prof. Sherief Reda Division of Engineering,
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 20: Circuit Design Pitfalls Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 20: Circuit Design Pitfalls Prof. Sherief Reda Division of Engineering,
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 32: Array Subsystems (DRAM/ROM) Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 32: Array Subsystems (DRAM/ROM) Prof. Sherief Reda Division of Engineering,
Design and Implementation of VLSI Systems (EN1600)

Design and Implementation of VLSI Systems (EN1600)
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 11: Logical Effort (1/2) Prof. Sherief Reda Division of Engineering, Brown.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 11: Logical Effort (1/2) Prof. Sherief Reda Division of Engineering, Brown.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 15: Interconnects & Wire Engineering Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 15: Interconnects & Wire Engineering Prof. Sherief Reda Division of Engineering,

Similar presentations

Ads by Google