Presentation is loading. Please wait.

Presentation is loading. Please wait.

Latches Lecture L8.1 Section 7.1 – Book Sect. 8.1– Handout.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Latches Lecture L8.1 Section 7.1 – Book Sect. 8.1– Handout."— Presentation transcript:

1 Latches Lecture L8.1 Section 7.1 – Book Sect. 8.1– Handout

2 Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only on current input but also on past input values –Need some type of memory to remember the past input values

3 Cross-coupled Inverters State 1 State 2

4 !S-!R Latch !S !R Q !Q 0 0 1 1 0 1 !S !R Q !Q 1 1 0 1 0 1 0 0 1 0 1 1 1 0 1 1 1 0 X Y nand

5 !S-!R Latch !S !R Q !Q 0 0 1 1 0 1 !S !R Q !Q 0 1 0 1 0 1 0 0 1 0 1 1 1 0 1 1 1 0 X Y nand

6 !S-!R Latch !S !R Q !Q 0 0 1 1 0 1 !S !R Q !Q 0 1 1 1 0 1 0 0 1 0 1 1 1 0 1 1 1 0 X Y nand

7 !S-!R Latch !S !R Q !Q 0 0 1 1 0 1 !S !R Q !Q 0 1 1 0 0 1 0 0 1 0 1 1 1 0 1 1 1 0 X Y nand 1 0 Set

8 !S-!R Latch !S !R Q !Q 0 0 1 1 0 1 !S !R Q !Q 1 1 1 0 0 1 0 0 1 0 1 1 1 0 1 1 1 0 X Y nand 1 0 Set 1 0 Store

9 !S-!R Latch !S !R Q !Q 0 0 1 1 0 1 !S !R Q !Q 1 0 1 0 0 1 0 0 1 0 1 1 1 0 1 1 1 0 X Y nand 1 0 Set 1 0 Store

10 !S-!R Latch !S !R Q !Q 0 0 1 1 0 1 !S !R Q !Q 1 0 1 1 0 1 0 0 1 0 1 1 1 0 1 1 1 0 X Y nand 1 0 Set 1 0 Store

11 !S-!R Latch !S !R Q !Q 0 0 1 1 0 1 !S !R Q !Q 1 0 0 1 0 1 0 0 1 0 1 1 1 0 1 1 1 0 X Y nand 1 0 Set 1 0 Store 0 1 Reset

12 !S-!R Latch !S !R Q !Q 0 0 1 1 0 1 !S !R Q !Q 1 1 0 1 0 1 0 0 1 0 1 1 1 0 1 1 1 0 X Y nand 1 0 Set 1 0 Store 0 1 Reset

13 !S-!R Latch !S !R Q !Q 0 0 1 1 0 1 !S !R Q !Q 0 0 1 1 0 1 0 0 1 0 1 1 1 0 1 1 1 0 X Y nand 1 0 Set 1 0 Store 0 1 Reset 1 1 Disallowed Q 0 !Q 0

14 !S-!R Latch !S !R Q !Q 0 0 1 1 0 1 !S !R Q !Q 1 1 0 1 0 1 0 0 1 0 1 1 1 0 1 1 1 0 X Y nand 1 0 Set 1 0 Store 0 1 Reset 1 1 Disallowed Q 0 !Q 0 To close or lock with or as if with a latch, To catch or fasten

15 S-R Latch !S !R Q !Q S R CLK S R CLK !S !R Q !Q 0 0 1 1 1 Q 0 !Q 0 Store 0 1 1 1 0 0 1 Reset 1 0 1 0 1 1 0 Set 1 1 1 0 0 1 1 Disallowed X X 0 1 1 Q 0 !Q 0 Store

16 D Latch Q !Q CLK D !S !R S R S R CLK Q !Q 0 0 1 Q 0 !Q 0 Store 0 1 1 0 1 Reset 1 0 1 1 0 Set 1 1 1 1 1 Disallowed X X 0 Q 0 !Q 0 Store 0 1 1 1 1 0 X 0 Q 0 !Q 0 D CLK Q !Q

17 D Latch Q !Q CLK D !S !R S R 0 1 1 1 1 0 X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and is latched when the clock goes to zero.

Download ppt "Latches Lecture L8.1 Section 7.1 – Book Sect. 8.1– Handout."

Similar presentations

Sequential Logic Circuits. Set-Reset Latch The Set-Reset latch or bistable is a simple sequential logic circuit that remembers what has happened to the.

Sequential Logic Circuits. Set-Reset Latch The Set-Reset latch or bistable is a simple sequential logic circuit that remembers what has happened to the.
Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.

1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.
Give qualifications of instructors: DAP

Give qualifications of instructors: DAP
Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.

Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.
CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.

CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 12 Basic (NAND) S – R Latch “Cross-Coupling” two NAND gates gives the S -R Latch:

1 KU College of Engineering Elec 204: Digital Systems Design Lecture 12 Basic (NAND) S – R Latch “Cross-Coupling” two NAND gates gives the S -R Latch:
Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.

Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Latches and Flip-Flops Discussion D8.1 Section 13-9.

Latches and Flip-Flops Discussion D8.1 Section 13-9.
Digital Logic Design Brief introduction to Sequential Circuits and Latches.

Digital Logic Design Brief introduction to Sequential Circuits and Latches.
Unit 11 Latches and Flip-Flops Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.

Unit 11 Latches and Flip-Flops Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
Latches and Flip-Flops

Latches and Flip-Flops
Latches Module M10.1 Section 7.1. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

Latches Module M10.1 Section 7.1. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
EECC341 - Shaaban #1 Lec # 13 Winter 2001 1-29-2002 Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.

EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
EE 4271 VLSI Design, Fall 2010 Sequential Circuits.

EE 4271 VLSI Design, Fall 2010 Sequential Circuits.

Similar presentations

Ads by Google