Presentation is loading. Please wait.

Presentation is loading. Please wait.

Switches, Pushbuttons, and LEDs Digilent Spartan 3 Board Lecture L2.1.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Switches, Pushbuttons, and LEDs Digilent Spartan 3 Board Lecture L2.1."— Presentation transcript:

1 Switches, Pushbuttons, and LEDs Digilent Spartan 3 Board Lecture L2.1

2 Spartan 3 Board Switches LEDs Pushbuttons

3 Switches

4 VCCO GND Push Buttons

5 Turning on an LED

6 GND LEDs

7 NET "BTN " LOC = "M13" ; NET "BTN " LOC = "M14" ; NET "BTN " LOC = "L13" ; NET "BTN " LOC = "L14" ; NET "LD " LOC = "K12" ; NET "LD " LOC = "P14" ; NET "LD " LOC = "L12" ; NET "LD " LOC = "N14" ; NET "LD " LOC = "P13" ; NET "LD " LOC = "N12" ; NET "LD " LOC = "P12" ; NET "LD " LOC = "P11" ; NET "SW " LOC = "F12" ; NET "SW " LOC = "G12" ; NET "SW " LOC = "H14" ; NET "SW " LOC = "H13" ; NET "SW " LOC = "J14" ; NET "SW " LOC = "J13" ; NET "SW " LOC = "K14" ; NET "SW " LOC = "K13" ;.ucf file

Download ppt "Switches, Pushbuttons, and LEDs Digilent Spartan 3 Board Lecture L2.1."

Similar presentations

Rapid Prototyping using a Microprocessor Core on a Spartan II FPGA

Rapid Prototyping using a Microprocessor Core on a Spartan II FPGA
Modulo-N Counters Module M10.4 Section 7.2.

Modulo-N Counters Module M10.4 Section 7.2.
Demultiplexers Module M6.4 Section 6.4. Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN 0 0 0 0 1 0 YIN 0 0 1 0 0 0 YIN 0 1 1.

Demultiplexers Module M6.4 Section 6.4. Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN
More on Basys board Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee.

More on Basys board Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee.
Top-level VHDL Designs

Top-level VHDL Designs
Multiplexers Lecture L6.4 Section 6.4.

Multiplexers Lecture L6.4 Section 6.4.
Integer Square Root CSE 670 Exam 1 Robert Hodge March 1, 2004.

Integer Square Root CSE 670 Exam 1 Robert Hodge March 1, 2004.
Digilent Spartan 3 Board Lecture L2.2

Digilent Spartan 3 Board Lecture L2.2
Structural VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T3: ALU Design.

Structural VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T3: ALU Design.
Introduction to VHDL Multiplexers. Introduction to VHDL VHDL is an acronym for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language.

Introduction to VHDL Multiplexers. Introduction to VHDL VHDL is an acronym for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language.
Lab 2 4-Bit Adder Digilent Spartan 3 Board Lecture L2.3.

Lab 2 4-Bit Adder Digilent Spartan 3 Board Lecture L2.3.
FPGA BASED IMAGE PROCESSING Texas A&M University / Prairie View A&M University Over the past few decades, the improvements from machine language to objected.

FPGA BASED IMAGE PROCESSING Texas A&M University / Prairie View A&M University Over the past few decades, the improvements from machine language to objected.
Multiplexers Module M6.1 Section 6.4. Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX.

Multiplexers Module M6.1 Section 6.4. Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX.
Lab 5 Multiplexer and 7-Segment Display Module M7.3.

Lab 5 Multiplexer and 7-Segment Display Module M7.3.
Digilent Spartan 3 Board Discussion D3.3

Digilent Spartan 3 Board Discussion D3.3
7-Segment Displays Digilent Spartan 3 Board Discussion DS-4.2.

7-Segment Displays Digilent Spartan 3 Board Discussion DS-4.2.
Introduction to VHDL Multiplexers Discussion D1.1.

Introduction to VHDL Multiplexers Discussion D1.1.
Introduction to Verilog Multiplexers. Introduction to Verilog Verilog Hardware Description Language (Verilog HDL) released by Gateway Design Automation.

Introduction to Verilog Multiplexers. Introduction to Verilog Verilog Hardware Description Language (Verilog HDL) released by Gateway Design Automation.
Code Converters Section 3-4 Mano & Kime.

Code Converters Section 3-4 Mano & Kime.
ECE 448: Spring 12 Lab 4 – Part 2 Finite State Machines Basys2 FPGA Board.

ECE 448: Spring 12 Lab 4 – Part 2 Finite State Machines Basys2 FPGA Board.

Similar presentations

Ads by Google