Download presentation
Presentation is loading. Please wait.
1
Decoder* CentroidingNon-Centroiding Transistor matching (small transistors) Transistor matching (large transistors) Addr b Iref Iout b Iref DAC en_out Addr Decoder* Addr Current source Iref_in Iref I/O pins: Iout, Iref_in, Addr, clk Analog Signals: Iref_in, Iref, Iout Digital Signals: clk, Addr, b, en_out All Blocks are analog except for the Decoders * Decoder also receives clk Addr
2
Iout DVDD DGND Addr AVDD AGND IREF_in This pad ring will support two chips – one architecture shown Chip dimensions: 1.5mm x 1.5mm Pads: 90 micron pitch Core: 900um x 900um Addr
3
Design Number: 80208Customer Name: Brita Olson Design Name: CPP2_Class_chip1Customer Account: 3955 MOSIS PKG Name: DIP40Phone: (909) 869-2652 Quantity Packaged: AllFax: (909) 869-4687 Min Pad Size (X): 78umMin Pad pitch (X): 90 um Min Pad Size (Y): 78umMin Pad pitch (Y): 90 um Cavity Size: 310 milsNo rotation
Similar presentations
© 2024 SlidePlayer.com. Inc.
All rights reserved.