Download presentation
Presentation is loading. Please wait.
2
Project by : Sokolik Dmitry Instructor : Boaz Mizrahi digital lab
3
Pal Compressor Compressed data I2CI2C To PCI 16 bit Control
4
Video sampling Compress unit output interface PCI Bus Aux. BusAux. Bus 9080 Local Bus 24.576 MHz Control unit 33.333 MHz
6
Maximum Compressed Data Rate is 16.67MHz
9
I2CI2C 8 bit Video Bus Composite PAL SAA7111 LPF 24.576 MHz LPF - filtering high frequencies to prevent aliasing; SAA7111 - Composite Video Decoder 1) Control -- I 2 C protocol; 2) 24.576 MHz clock. 3) 27 MHz reading rate 4) CCIR-656 PCF8584
10
ADV601 -- wavelet video encoder ( also decoder ) ; DRAM -- NEC uPD424210ALE-60 (256Kx16 bit ); ADSP-2181 -- DSP providing algorithm calculations; Compressed data -- 32 bit bus ( 8, 16 bit optional ); Control -- host interface; ADV601 Data in Compressed Data ADSP2181 DRAM Control
11
ADV601ADSP2181 Serial Communication Bin Width Statistics Block Diagram Encoding
13
Local bus arbiter LHOLD LHOLDA Data processing Local bus data PCF8584 interface I 2 C SAA7111 ADV interface TO ADV
14
Slave C bus mode Burst mode
Similar presentations
© 2024 SlidePlayer.com. Inc.
All rights reserved.