Download presentation
Presentation is loading. Please wait.
1
CSCE101 – Database Intro, 4.3 - CPU and Memory October 24, 2006
2
Database Lab Tables Queries Reports
3
More on CPU Control Unit, ALU, Registers, Buses Logic - >, =, Word Size Instruction Cycle – –Fetch –Decode –Execute –Store Pipelining
4
Machine Cycle
5
Pipelining
6
Other Methods of Speeding up Processing Interleaving – producing a continuous flow of data from multiple memory banks Bursting – plays on probabilities… retrieval of a block of data or a block of instructions into the cache. Superscalar Architecture – Multicore processors, hyperthreading
7
Superscalar Architecture
8
Four Principal Types of Memory Chips File Open…File Save Having enough primary storage (primary memory) is a critical matter. RAM – “256MB SDRAM” ROM CMOS Flash Volatile vs. Non-volatile
9
More on memory… L1, L2, L3 caches Virtual Memory Paging Revisiting Thrashing
10
Ports Ports - Serial, Parallel, & SCSI Daisy-chaining More ports – USB and Firewire Why are USB ports so great? –Connecting many devices to one port –Connecting different devices –Hot pluggable –Automatic installation
11
Ports (Continued) Firewire – data intensive devices MIDI – musical devices IrDA – wireless, infrared short-range Bluetooth – wireless radio short-range Ethernet – LAN linkages Multimedia ports
12
Expansion Closed vs. Open Architecture Common Expansion Cards – graphics, sound, network, PC Expansion buses (vs. local bus)
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.