Download presentation
Presentation is loading. Please wait.
1
M2: Team Paradigm :: Milestone 5 2-D Discrete Cosine Transform Group M2: Tommy Taylor Brandon Hsiung Changshi Xiao Bongkwan Kim Project Manager: Yaping Zhan
2
M2: Team Paradigm Team Paradigm
3
M2: Team Paradigm Project status Design Proposal (Complete) Architecture Proposal (Complete) Behavioral Verilog and test bench (Done) Schematic (Done) Verilog verification of full-chip schematic (done) Component layout Registers, Adder/Subtractor (done) SRAM (70% done) MUX, counters ? ROMs ?
4
M2: Team Paradigm XOR
5
M2: Team Paradigm Registers
6
M2: Team Paradigm Single Bit Register
7
M2: Team Paradigm 16bit Register
8
M2: Team Paradigm 16bit Register Closeup
9
M2: Team Paradigm MUX
10
M2: Team Paradigm 2:1 mux
11
M2: Team Paradigm 16 bit 2:1 mux
12
M2: Team Paradigm 16 bit 2:1 mux closeup
13
M2: Team Paradigm Adder & Subtractor
14
M2: Team Paradigm Mirror Adder
15
M2: Team Paradigm 16bit Adder
16
M2: Team Paradigm Mirror Adder 16bit Closeup
17
M2: Team Paradigm Subtractor :Adder with input inverted...and first bit carry in set to gnd.
18
M2: Team Paradigm 64x16 Dual Port SRAM
19
M2: Team Paradigm 64x16 dual port SRAM --- basic cell schematic
20
M2: Team Paradigm 64x16 dual port SRAM --- basic cell layout
21
M2: Team Paradigm 64x16 dual port SRAM --- sense amplifier schematic
22
M2: Team Paradigm 64x16 dual port SRAM --- sense amplifier layout
23
M2: Team Paradigm 64x16 dual port SRAM --- precharge circuitry schematic
24
M2: Team Paradigm 64x16 dual port SRAM --- precharge circuitry layout
25
M2: Team Paradigm SPICE simulation of 1 bit, 2 words, dual port SRAM
26
M2: Team Paradigm SPICE simulation of 1 bit, 2 words, dual port SRAM results
27
M2: Team Paradigm SPICE simulation of 1 bit, 2 words, dual port SRAM results
28
M2: Team Paradigm 64x16 dual port SRAM --- row decoder schematic
29
M2: Team Paradigm 64x16 dual port SRAM --- core layout
30
M2: Team Paradigm Floor plan Proposal rom shift reg reg 4bit 16x1 mux Add rom shift reg Add 4bit 16x1 mux 16bit 4x1 mux reg Add reg Add 16bit 4x1 mux ctrl 500u 200u
31
M2: Team Paradigm Overall floorplan 1D DCT 16 x 64 SRAM 150 50 100 500 500 x 600 = 300,000um 2
32
M2: Team Paradigm Questions ?
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.