Presentation is loading. Please wait.

Presentation is loading. Please wait.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 30: Design Methodologies using Tanner Tools Prof. Sherief Reda Division.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 30: Design Methodologies using Tanner Tools Prof. Sherief Reda Division."— Presentation transcript:

1 S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 30: Design Methodologies using Tanner Tools Prof. Sherief Reda Division of Engineering, Brown University Spring 2007

2 S. Reda EN160 SP’07 Modification to your standard cell library Added Abut frame/ports Added 3 more cells for P & R flow Consistent I/O naming (No AOI21 and LAT should not be used)

3 S. Reda EN160 SP’07 A symbol library in S-Edit has been prepared S-Edit is a schematic capture tool The symbols for the cells in S-Edit match those of L-Edit with the same input/output pad naming

4 S. Reda EN160 SP’07 Start a new design

5 S. Reda EN160 SP’07 Add a library (SCMOS) to your design

6 S. Reda EN160 SP’07 The library content (cells show up)

7 S. Reda EN160 SP’07 Add a view to your design

8 S. Reda EN160 SP’07 You can draw your circuit in the view

9 S. Reda EN160 SP’07 How can we add components to the view?

10 S. Reda EN160 SP’07 You can create busses (bundles) Wire (net) Wire (net) label

11 S. Reda EN160 SP’07 Then label the individual wires

12 S. Reda EN160 SP’07 Repeat for other signals. Make sure to label the input/output pads correctly Check your schematic

13 S. Reda EN160 SP’07 Export your netlist

14 S. Reda EN160 SP’07 TPR format

15 S. Reda EN160 SP’07 Switch to L-Edit

16 S. Reda EN160 SP’07 P & R setup

17 S. Reda EN160 SP’07 Then P & R

18 S. Reda EN160 SP’07 Everything gets done for you! Where are the pins?

19 S. Reda EN160 SP’07 Make things easier by specifying pin locations

20 S. Reda EN160 SP’07 Redo P & R → the IO pads to the boundary You can extract to SPICE and continue as usual

21 S. Reda EN160 SP’07 Hierarchical design in S-Edit Create a symbol out of your register schematic

22 S. Reda EN160 SP’07 Now create a new cell in your design (slide 5)

23 S. Reda EN160 SP’07 Start adding your registers as instances

24 S. Reda EN160 SP’07 Then interconnect your placed components

25 S. Reda EN160 SP’07 A 8x8 tri-state bus enabler

26 S. Reda EN160 SP’07 Now integrate into the RF Further, create a symbol

27 S. Reda EN160 SP’07 Now P & R the whole thing

28 S. Reda EN160 SP’07 Turn on Metal 3 routing

29 S. Reda EN160 SP’07 Overall flow Schematic capture using S-Edit P & R using L-Edit Cell library SPICE IC layout/ area Verification timing/ power design entry

Download ppt "S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 30: Design Methodologies using Tanner Tools Prof. Sherief Reda Division."

Similar presentations

ECE 3130 – Digital Electronics and Design

ECE 3130 – Digital Electronics and Design
Reconfigurable Computing S. Reda, Brown University Reconfigurable Computing (EN2911X, Fall07) Lecture 06: Verilog (2/3) Prof. Sherief Reda Division of.

Reconfigurable Computing S. Reda, Brown University Reconfigurable Computing (EN2911X, Fall07) Lecture 06: Verilog (2/3) Prof. Sherief Reda Division of.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture10 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture10 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 24: Sequential Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 24: Sequential Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,
Design Automation Conference June, 2000 PC-Based VLSI Design Tools Cherrice Traver VLSI Design Using PC-Based Tools Cherrice Traver Union College Schenectady,

Design Automation Conference June, 2000 PC-Based VLSI Design Tools Cherrice Traver VLSI Design Using PC-Based Tools Cherrice Traver Union College Schenectady,
SP2006 CSE598A/EE597G CAD Tool Tutorial Spring 2006 CSE598A / EE597G Analog-Digital Mixed-Signal CMOS Chip Design.

SP2006 CSE598A/EE597G CAD Tool Tutorial Spring 2006 CSE598A / EE597G Analog-Digital Mixed-Signal CMOS Chip Design.
Ch.3 Overview of Standard Cell Design

Ch.3 Overview of Standard Cell Design
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.

Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
Getting Started with Layout Compiled by Ryan Johnson May 1, 2002  Open Orcad Capture under Engineering Software  Under FILE, choose NEW, PROJECT  The.

Getting Started with Layout Compiled by Ryan Johnson May 1, 2002  Open Orcad Capture under Engineering Software  Under FILE, choose NEW, PROJECT  The.
FPGA Design Flow Design Circuit Simulation Implementation Programming.

FPGA Design Flow Design Circuit Simulation Implementation Programming.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 27: Datapath Subsystems 1/3 Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 27: Datapath Subsystems 1/3 Prof. Sherief Reda Division of Engineering,
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 29: Datapath Subsystems 3/3 Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 29: Datapath Subsystems 3/3 Prof. Sherief Reda Division of Engineering,
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.
Design and Implementation of VLSI Systems (EN1600)

Design and Implementation of VLSI Systems (EN1600)
Design Team Project: Physical Design ( Layout ) Kyungseok Kim ELEC 7770 Advanced VLSI Design Lecturer: Dr. Vishwani D. Agrawal.

Design Team Project: Physical Design ( Layout ) Kyungseok Kim ELEC 7770 Advanced VLSI Design Lecturer: Dr. Vishwani D. Agrawal.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 15: Interconnects & Wire Engineering Prof. Sherief Reda Division of Engineering,

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 15: Interconnects & Wire Engineering Prof. Sherief Reda Division of Engineering,
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources:

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources:
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 14: Interconnects Prof. Sherief Reda Division of Engineering, Brown University.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 14: Interconnects Prof. Sherief Reda Division of Engineering, Brown University.
Design and Implementation of VLSI Systems (EN0160)

Design and Implementation of VLSI Systems (EN0160)

Similar presentations

Ads by Google