Presentation is loading. Please wait.

Presentation is loading. Please wait.

Interface-based Design Donald Chai EE249. Outline Orthogonalization of concerns Formalisms Interface-based Design Example Cheetah Simulator Future Inroads.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Interface-based Design Donald Chai EE249. Outline Orthogonalization of concerns Formalisms Interface-based Design Example Cheetah Simulator Future Inroads."— Presentation transcript:

1 Interface-based Design Donald Chai EE249

2 Outline Orthogonalization of concerns Formalisms Interface-based Design Example Cheetah Simulator Future Inroads

3 Orthogonalization of Concerns Behavior (or computation, coordination) Communication (or interfaces) These two are (or should be) independent

4 Interface-based Design Done all the time OSI stack Memory mapped I/O Virtual memory

5 Required Tools A good formalism with which to perform: Abstraction (and hierarchy) Decomposition (and composition) These concepts exist for both computation and communication

6 Formalism – Models of Computation All models of computation specify a set of actors and a communication mechanism FSMs – synchronous composition CFSMs – event broadcast Dataflow/KPN – lossless queues CSP – rendezvous Some models conflate communication and computation

7 Refinement (Abstraction -1 ) 1. Simple channel through which tokens are passed 2. REQ/ACK protocol Master requests, slave acknowledges 3. Repartition

8 (De)composition Largely ignored in this paper Consider at least three communicating processes

9 Design Example What Software thread sending packets through a hardware transmitter Asynchronous Transfer Mode (ATM) How Communication through bus (PCI, EISA, or PI) Single byte transmission or burst mode?

10 Cheetah Simulator Event driven Built with communication platforms

11 Cheetah Simulator (II) At most abstract level, channel has a simple delay With more detail, expands in both space and time Simulation speed varies from 7x to 175x RTL

12 Future Inroads Better modeling and design exploration Can mix and match communication and behaviors Better synthesis Allows design reuse Improves don’t care extraction Composeability

13 Future Inroads (II) Verification Abstraction and Decomposition are necessary Can be used between steps in communication platform Formal specification allows test generation

Download ppt "Interface-based Design Donald Chai EE249. Outline Orthogonalization of concerns Formalisms Interface-based Design Example Cheetah Simulator Future Inroads."

Similar presentations

Network II.5 simulator ..

Network II.5 simulator ..
Network Research Group Universiti Sains Malaysia.

Network Research Group Universiti Sains Malaysia.
Embedded System, A Brief Introduction

Embedded System, A Brief Introduction
A hardware-software co-design approach with separated verification/synthesis between computation and communication Masahiro Fujita VLSI Design and Education.

A hardware-software co-design approach with separated verification/synthesis between computation and communication Masahiro Fujita VLSI Design and Education.
SoC Challenges & Transaction Level Modeling (TLM) Dr. Eng. Amr T. Abdel-Hamid ELECT 1002 Spring 2008 System-On-a-Chip Design.

SoC Challenges & Transaction Level Modeling (TLM) Dr. Eng. Amr T. Abdel-Hamid ELECT 1002 Spring 2008 System-On-a-Chip Design.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.

Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
1  1998 Morgan Kaufmann Publishers Interfacing Processors and Peripherals.

1  1998 Morgan Kaufmann Publishers Interfacing Processors and Peripherals.
System Area Network Abhiram Shandilya 12/06/01. Overview Introduction to System Area Networks SAN Design and Examples SAN Applications.

System Area Network Abhiram Shandilya 12/06/01. Overview Introduction to System Area Networks SAN Design and Examples SAN Applications.
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.

ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
Why to learn OSI reference Model? The answer is too simple that It tells us that how communication takes place between computers on internet but how??

Why to learn OSI reference Model? The answer is too simple that It tells us that how communication takes place between computers on internet but how??
Chapter 10 Input/Output Organization. Connections between a CPU and an I/O device Types of bus (Figure 10.1) –Address bus –Data bus –Control bus.

Chapter 10 Input/Output Organization. Connections between a CPU and an I/O device Types of bus (Figure 10.1) –Address bus –Data bus –Control bus.
Lecture Objectives: 1)Explain the limitations of flash memory. 2)Define wear leveling. 3)Define the term IO Transaction 4)Define the terms synchronous.

Lecture Objectives: 1)Explain the limitations of flash memory. 2)Define wear leveling. 3)Define the term IO Transaction 4)Define the terms synchronous.
Avishai Wool lecture 8 - 1 Introduction to Systems Programming Lecture 8 Input-Output.

Avishai Wool lecture Introduction to Systems Programming Lecture 8 Input-Output.
An Automata-based Approach to Testing Properties in Event Traces H. Hallal, S. Boroday, A. Ulrich, A. Petrenko Sophia Antipolis, France, May 2003.

An Automata-based Approach to Testing Properties in Event Traces H. Hallal, S. Boroday, A. Ulrich, A. Petrenko Sophia Antipolis, France, May 2003.
Transaction Level Modeling with SystemC Adviser ：陳少傑 教授 Member ：王啟欣 P92943008 Member ：陳嘉雄 R92921126 Member ：林振民 P92921003.

Transaction Level Modeling with SystemC Adviser ：陳少傑 教授 Member ：王啟欣 P Member ：陳嘉雄 R Member ：林振民 P
Introduction Designing cost-sensitive real-time control systems for safety-critical applications requires a careful analysis of the cost/fault-coverage.

Introduction Designing cost-sensitive real-time control systems for safety-critical applications requires a careful analysis of the cost/fault-coverage.
Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design N. Vinay Krishnan EE249 Class Presentation.

Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design N. Vinay Krishnan EE249 Class Presentation.
I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.

I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.
Communication-Based Design 2 Motivation: System-on-a-Chip Design s Migration of the system from board to chip s Complexity of chip design increases s.

Communication-Based Design 2 Motivation: System-on-a-Chip Design s Migration of the system from board to chip s Complexity of chip design increases s.
1 Interfacing Processors and Peripherals I/O Design affected by many factors (expandability, resilience) Performance: — access latency — throughput — connection.

1 Interfacing Processors and Peripherals I/O Design affected by many factors (expandability, resilience) Performance: — access latency — throughput — connection.

Similar presentations

Ads by Google