Presentation is loading. Please wait.

Presentation is loading. Please wait.

Performed by:Guy Apelboim Yoel Taran Instructor: Miki Izkovitch Yossi Hipsh Cooperated with: המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.

Similar presentations


Presentation on theme: "Performed by:Guy Apelboim Yoel Taran Instructor: Miki Izkovitch Yossi Hipsh Cooperated with: המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory."— Presentation transcript:

1 Performed by:Guy Apelboim Yoel Taran Instructor: Miki Izkovitch Yossi Hipsh Cooperated with: המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology department of Electrical Engineering דו ” ח סיכום פרויקט ( חלק א ’/ סופי ) Subject: Project name סמסטר חורף / אביב תשס " ד 1

2 Abstract A digital system may perform different transformations to the received digital input. One important type of these transformations is a delay. Pulse delay may be used for various purposes depending on a specific system; for example, in some real-time systems the delay time is used for analyses of the received pulse. Delay values should stand certain accuracy requirements and are being controlled by the user. Obviously, while implementing such a delay system one should define precisely the range of input signals the system can operate with. המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory 2

3 System description The implemented system gets at the input pulses wider then 30 ns with rise time longer then 1 ns at repetition rate lower then 1.5 Mb/Sec and is capable to delay them at any integer value of [1:256 ns] range with accuracy better then 0.5 ns. Delay value is controlled by user PC through PIC18f452 micro controller or manually through DIP- switches. The system allows several delay modes such as constant delay, automatically changing delay. המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory 3

4 Specification המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory Hardware – wire wrap circuit that includes the delay block, arbitrator block, manual control block and a connector to MPLAB demo board on which automatic control block is placed. Delay block is based on two delay lines of 3D7408 series connected in cascade, arbitrator block consist of OR Gates, manual control implemented by DIP switches and automatic control block is based on PIC18f452 micro controller. Software – PIC18f452 was programmed using mcc18 on MPLAB demo board. 4

5 System Block Diagram המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory 5 Delay Block PC InOut PIC Control Block Delay Data Arbitrator Block DIP Switch Control Block


Download ppt "Performed by:Guy Apelboim Yoel Taran Instructor: Miki Izkovitch Yossi Hipsh Cooperated with: המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory."

Similar presentations


Ads by Google