Download presentation
Presentation is loading. Please wait.
1
7/13/2015 SENIOR PROJECT STUDENT:RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD
2
7/13/2015 DATA MOVER IN VLSI USING L-EDIT TESTED IN DIFFERENT CAD FOR FUNCTIONALITY ASSURANCE
3
7/13/2015 DATA MOVER IN VLSI USING L-EDIT WHAT IS VSLI? - VSLI IS THE TECHNOLOGY THAT ALLOWS COMPANIES TO CREATE THEIR OWN CUSTOM MADE IC CHIPS. - VSLI CAN REDUCE THE SIZE OF THEIR ELECTRONIC DESIGNS. - THE CONTINUOUS USE OF IC FABRICATION TECHNOLOGY WILL LOWER THE PRODUCTION COST OF COMPLICATED DESIGNS
4
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD OBJECTIVE The main objective was to acquire experience in asic design building a data mover with testable features to transfer data from the input to the output following a geometric algorithm. This type of design will require the use of CMOS technology and logic gate design to be fabricated into a chip
5
WHY USE L-EDIT? YOU CAN TEST YOUR CIRCUIT BEFORE IMPLEMENTING IT IN L-EDIT. L-EDIT EXTRACTS THE NECESSARY CODE TO SIMULATE CIRCUITRY IN PSPICE THE CIRCUIT IN L-EDIT IS THE FINAL LAYOUT THAT IS SENT FOR FABRICATION
6
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD TABLE OF CONTENT Block diagram Design equations Two bit example of a data mover Timing control needed Timing chart
7
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD TABLE OF CONTENT Designs in LogicWorks Designs in L-EDIT Simulations in Pspice Final Layout
8
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD BLOCK DIAGRAM
9
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD DESIGN EQUATIONS [FROM RTL LANGUAGE (REGISTER TRANSFER LOGIC)] Data mover: Memory a[2]; b[2]; c[2]. Inputs: x[2] Outputs: z[2] 1 a x 2 c /a 3 b c[0], c[1] 4 c a v b 5 z = c
10
DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD ALGORITHM OF THE DATA MOVER FOR TWO BITS
11
DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD TIMING CONTROLLED NEEDED
12
DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD CONTROL CIRCUIT
13
DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD SIMULATION OF THE CONTROLLER CIRCUIT
14
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD FINAL SIMULATION OF THE CONTROLLER CIRCUIT
15
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD CONTROLLER CIRCUIT DESIGNED IN L-EDIT
16
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD CONTROLLER SIMULATION IN PSPICE
17
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD ALGORITHM OF THE DATA MOVER
18
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD THE DATA MOVER
19
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD ALGORITHM OF THE DATA MOVER IN L-EDIT
20
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD SIMULATION OF DATA MOVER IN PSPICE TWO BITS
21
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD ANOTHER SIMULATION OF DATA MOVER IN PSPICE TWO BITS
22
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD D FLIP FLOP DESIGNED IN L-EDIT
23
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD D FLIP FLOP SIMULATED IN PSPICE
24
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD DATA MOVER COMPONENTS AND GATE
25
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD PSPICE SIMULATION OF THE AND GATE
26
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD FOUR BIT DATA MOVER
27
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD FINAL APPEARANCE OF THE PROJECT IN DESING PAD
28
7/13/2015 DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD FOUR BIT SIMULATION OF DATA MOVER IN PSPICE
29
DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD PROBLEMS ENCOUNTERED CONTROLLER CIRCUIT NEEDED THE CLOCK ‘S RISING AND FALLING EDGE D FLIP-FLOP HAD TO BE DESIGNED THE SMALLEST POSSIBLE TO REDUCED SPACE PSPICE SIMULATION FILES WERE VERY LARGE AND NEEDED MANY CAPACITORS WE HAD TO CHANGE THE DESIGN RULES IN THE DESIGN TO ADAPT IT TO A NEW TECHNOLOGY
30
DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD ACCOMPLISHMENTS I GOT INTRODUCED TO SEVERAL POWERFUL COMPUTER SOFTWARE THAT CAN SOLVE INDUSTRY PROBLEMS A GREATER KNOWLEDGE WAS ACHIVED MANIPULATING LOGICWORKS, PSPICE, L-EDIT AND XILINX (VHDL) I FEEL MORE CONFIDENT TO EXPLORE DIFFERENT FEATURES OF THESE SOFTWARE TO SOLVE PROBLEMS I GAINED MUCH EXPERIENCE THAT IS REQUIRED IN THE INDUSTRY
31
DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD RECOMMENDATIONS TEST FEASIBILITY OF DESIGN EQUATIONS SYSTEM DESIGN IN LOGICWORKS AT GATE LEVEL SYSTEM DESIGN AT TRANSISTOR LEVEL IN LEDIT PSPICE SIMULATION OF TRANSISTOR LEVEL PLACE IN DESIGN PAD FOR FINAL FABRICATION
32
DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD AFTERMATH THE TOTAL AMOUNT OF TRANSISTORS WAS OVER SIX THOUSAND THE AMOUNT OF LINES OF PSPICE CODE WAS OVER FIVE HUNDRED LINES IT TOOK THREE HUNDRED AND FIFTY LINES OF VHDL CODE TO GENERATE A DATA MOVER OF TWO BITS TIME CONSUMED WAS ABOUT 200 HOURS OF DESIGN AND PROGRAMING FROM HALF OF LAST SEMESTER AND LAST SENIOR SEMESTER
33
DATA MOVER IN VLSI RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD QUESTIONS?
Similar presentations
© 2024 SlidePlayer.com. Inc.
All rights reserved.