Presentation is loading. Please wait.

Presentation is loading. Please wait.

Chapter 6 Analysis of Sequential Systems Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Similar presentations


Presentation on theme: "Chapter 6 Analysis of Sequential Systems Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display."— Presentation transcript:

1 Chapter 6 Analysis of Sequential Systems Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

2

3

4 CE6. A system with one input x and one output z such that z = 1 iff x has been 1 for at least three consecutive clock times. State: what is stored in memory. It is stored in binary devices, but the information to be stored is not always naturally binary. Timing trace: a set of values for the input and output (and sometimes the state or other variables of the system, as well) at consecutive clock times.

5 State table: shows for each input combination and each state, what the output is and what the next state is, that is, what is to be stored in memory after the next clock. State diagram (or state graph): a graphical representation of the state table.

6

7 P = (S + Q)´ Q = (R + P)´

8

9

10

11

12

13 q* = S + R´q

14

15

16

17 q* = J´q + K´q

18

19 D 1 = q 1 q´ 2 + x q´ 1 D 2 = xq 1 z = q´ 2

20

21 J A = xK A = xB´ J B = K B = x + A´ z = A + B

22

23 D 1 = xq 1 + xq 2 D 2 = xq´ 1 q´ 2 z = xq 1

24

25


Download ppt "Chapter 6 Analysis of Sequential Systems Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display."

Similar presentations


Ads by Google