Presentation is loading. Please wait.

Presentation is loading. Please wait.

Switching for BTeV Level 1 Trigger Jinyuan Wu (For the BTeV Collaboration)

Published byIsaac Gaines Modified over 9 years ago

Similar presentations

Presentation on theme: "Switching for BTeV Level 1 Trigger Jinyuan Wu (For the BTeV Collaboration)"— Presentation transcript:

1 Switching for BTeV Level 1 Trigger Jinyuan Wu (For the BTeV Collaboration)

2 Jinyuan Wu BTeV trigger Level 1 vertex trigger architecture FPGA segment finders Merge Trigger decision to Global Level 1 Switch: sort by crossing number track/vertex farm (~2500 processors) 30 station pixel detector

3 Jinyuan Wu BTeV trigger DAQ From M. Bowden’s Talk

4 Jinyuan Wu BTeV trigger BTeV Trigger (From M. Wang’s Talk)

5 Jinyuan Wu BTeV trigger Data From Pixel, Organized in Highways This is DCB. The PDCB and DCB look similar. There are 10 sub-racks for pixel system. There are 8 cables per sub-rack. Each cable has 12 fibers. 80 cables, 960 fibers 10 cables/hwy Each card sees ¼ station, 12 cards/sub-rack. Each cable goes to one highway.

6 Jinyuan Wu BTeV trigger Pre-Processor 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 Optical Receivers to Segment Finder Optical Receivers, 10 cards/hwyPre-processors, 32 cards/hwy Segment Finder Segment Finders, 32 cards/hwy TO Farmlet Pre-Processor Segment Finder TO L1 Buffer: From PDCB

7 Jinyuan Wu BTeV trigger Optical Receiver 0,10,20… 1,11,21… 2,12,22… F,1F,2F… IN: 12 fibers 1 cable/card OUT: 16 cables/card LVDS 4 pairs/cable <470 Mb/s per pair 1 2 F 0 Rate/cable: 2.5 Gb/s x 12/16 = 2.5 Gb/s x 3/4 LVDS 4 pairs/cable <470 Mb/s per pair Rate/fiber: 2.5 Gb/s Optical Receivers, 10 cards/hwy, 80 cards total

8 Jinyuan Wu BTeV trigger Pre-processor Rate/cable: 2.5 Gb/s x 12/16 x 5/4 = 2.5 Gb/s x 15/16 LVDS 4 pairs/cable <<585 Mb/s per pair Pre-processors, 32 cards/hwy, 256 cards total Pre-Processor IN from Optical Receivers 5 cables/card OUT to Segment Finders: 4 cables/card OUT to L1 Buffers: 4 cables/card Rate/cable: 2.5 Gb/s x 12/16 = 2.5 Gb/s x 3/4 LVDS 4 pairs/cable <470 Mb/s per pair Rate/cable: 2.5 Gb/s x 12/16 x 5/4 = 2.5 Gb/s x 15/16 LVDS 4 pairs/cable <<585 Mb/s per pair

9 Jinyuan Wu BTeV trigger Segment Finder Rate/cable: 2.5 Gb/s x 12/16 x 5/4 = 2.5 Gb/s x 15/16 LVDS 4 pairs/cable <<585 Mb/s per pair Segment Finders, 32 cards/hwy, 256 cards total IN from Segment Finders: 4 cables/card OUT to DSP Farmlets: 4 cables/card Rate/cable: 2.5 Gb/s x 12/16 x 5/4 = 2.5 Gb/s x 15/16 LVDS 4 pairs/cable <<585 Mb/s per pair Segment Finder

10 Jinyuan Wu BTeV trigger Pre-Processor 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 Optical Receivers to Segment Finder IN: 120 fibers 10 cables/hwy OR_PP: 160 cables Optical Receivers, 10 cards/hwyPre-processors, 32 cards/hwy Ch: (1/120) BCO: (1/8) Ch: (1/10) BCO: (1/8 x 1/16) Segment Finder Segment Finders, 32 cards/hwy Ch: (1/2) BCO: (1/8 x 1/16 x 5/4) Ch: (all) BCO: (1/8 x 1/16 x 5/4 x 2/4) TO Farmlet 128 cables PP_SF: 128 cables Pre-Processor Segment Finder TO L1 Buffer: 128 cables

11 Jinyuan Wu BTeV trigger Short Compares TDRNew L1 Switching Function To Farmlet: Yes To L1 Buffer: No To Farmlet: Yes To L1 Buffer: Yes L1 Trigger Switch Hardware Yes ($800K)No ($0) Bandwidth from Preprocessor to Segment Finder 2.8 x Input bandwidth 1 x Input bandwidth Number of cards/hwy OR: 10 PP: 120 (60, 30?) SF: 56 (28?) OR: 10 PP: 32 SF: 32 (64?) Optical ReceiverSimple, FPGA not even needed Need FPGA LatencyMinimumLonger, Need Study

12 Jinyuan Wu BTeV trigger To Do and Questions Optical receiver. Latency budget. Last stations. Reduce switching in DAQ stages? Further absorb segment finder into preprocessor?

13 Jinyuan Wu BTeV trigger End

14 Jinyuan Wu BTeV trigger Pixel data readout Counting RoomCollision Hall Pixel processor Pixel processor Pixel processor FPGA segment finder to neighboring FPGA segment finder to neighboring FPGA segment finder Pixel stations Optical links Pixel processor time-stamp expansion time ordering clustering algorithm xy table lookup FPIX2 Read-out chip DCB Data combiners Row (7bits)Column (5bits)BCO (8bits)ADC (3bits) sync (1bit) Chip ID (13bits)

15 Jinyuan Wu BTeV trigger Optical Receiver Optical Receivers, 80 cards full system 12 fibers in 1 cable/card 8 highways/card 16 cables/card 0,8,16,24,32,40,48,56, 64,72,80,88,96,104,112,120 1,9,17,25,33,41,49,57, 65,73,81,89,97,105,113,121 2,10,18,26,34,42,50,58,…3,11,19,27,35,43,51,59,…4,12,20,28,36,44,52,60,…5,13,21,29,37,45,53,61,…6,14,22,30,38,46,54,62,…7,15,23,31,39,47,55,63,… 0,64,… 8,72,… 16,80,… 24,88,… 32,96,… 40,104,… 48,112,… 56,120,… LVDS 4 pairs/cable LVDS 8 pairs/card/hwy <470 Mb/s per pair

16 Jinyuan Wu BTeV trigger The 4x4 Cable Bundle

17 Jinyuan Wu BTeV trigger Switching in the Processing Stages Optical Receivers, 80 cards full system 12 fibers in 1 cable/card 8 highways/card 16 cables/card LVDS 4 pairs/cable <470 Mb/s per pair Pre-processors, 32 cards/hwy 160 cables/hwy 640 pairs/hwy 80 cables 960 fibers 5 cables 20 pairs/card To L1 Buffer To Segment Finder Cable bundle 4 x 4 Ch: (1/80) BCO: (all) Ch: (1/80) BCO: (1/8 x 1/2) Ch: (1/4) BCO: (1/8 x ½ x ¼ ) Segment Finders, 40 cards/hwy 4 cables/card Ch: (all) BCO: (1/8 x ½ x ¼ x 1/5) To DSP Farmlet

18 Jinyuan Wu BTeV trigger L2/L3 PC To L1 Buffer, Etc. Pre-processors, 32 cards/hwy 5 cables 20 pairs/card To L1 Buffer To Segment Finder Cable bundle 4 x 4 Ch: (1/4) BCO: (1/8 x ½ x ¼ ) Segment Finders, 40 cards/hwy 4 cables/card Ch: (all) BCO: (1/8 x ½ x ¼ x 1/5) To DSP Farmlet 4 cables/card Ch: (all) BCO: (1/8 x ½ x ¼ x 1/5) L1 Buffer SF

19 Jinyuan Wu BTeV trigger In One Highway: Optical Receivers, 10 cards/hwy 12 fibers in 1 cable/card 16 cables/card LVDS 4 pairs/cable <470 Mb/s per pair Pre-processors, 32 cards/hwy 160 cables/hwy 10 cables/hwy 120 fibers/hwy 5 cables To L1 Buffer To Segment Finder Ch: (1/10) BCO: (1/8) Ch: (1/10) BCO: (1/8 x 1/16) Ch: (1/2) BCO: (1/8 x 1/16 ) Segment Finders, 40 cards/hwy 4 cables/card Ch: (all) BCO: (1/8 x 1/16 x 2/5) To DSP nodes

20 Jinyuan Wu BTeV trigger In One Highway: Optical Receivers, 10 cards/hwy IN: 12 fibers 1 cable/card OUT: 16 cables/card LVDS 4 pairs/cable <470 Mb/s per pair Pre-processors, 32 cards/hwy 160 cables/hwy 10 cables/hwy 120 fibers/hwy IN: 5 cables OUT: 8 cables To L1 Buffer To Segment Finder Ch: (1/10) BCO: (1/8) Ch: (1/10) BCO: (1/8 x 1/16) Ch: (1/2) BCO: (1/8 x 1/16 ) Segment Finders, 64 cards/hwy IN: 4 cables Ch: (all) BCO: (1/8 x 1/16 x 4/8) To DSP nodes

21 Jinyuan Wu BTeV trigger 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 1 2 F 0 Optical Receivers to Segment Finder IN: 120 fibers 10 cables/hwy OR_PP: 160 cables Optical Receivers, 10 cards/hwy Pre-Processor Pre-processors, 32 cards/hwy Ch: (1/120) BCO: (1/8) Ch: (1/10) BCO: (1/8 x 1/16) Pre-Processor Segment Finder Segment Finder Segment Finder Segment Finders, 64 cards/hwy Ch: (1/2) BCO: (1/8 x 1/16 x 1/8) Ch: (all) BCO: (1/8 x 1/16 x 1/8 x 2/4) TO Farmlet 256 cables PP_SF: 256 cables

22 Jinyuan Wu BTeV trigger BTeV trigger overview 800 GB/s7.6 MHz L1 rate reduction: ~100x L2/3 rate reduction: ~20x 4 KHz

Download ppt "Switching for BTeV Level 1 Trigger Jinyuan Wu (For the BTeV Collaboration)"

Similar presentations

BTeV Trigger BEAUTY 2003 9 th International Conference on B-Physics at Hadron Machines Oct. 14-18, 2003, Carnegie Mellon University Michael Wang, Fermilab.

BTeV Trigger BEAUTY th International Conference on B-Physics at Hadron Machines Oct , 2003, Carnegie Mellon University Michael Wang, Fermilab.
Track Trigger Designs for Phase II Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen, S.X. Wu, (Boston.

Track Trigger Designs for Phase II Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen, S.X. Wu, (Boston.
Some Thoughts on L1 Pixel Trigger Wu, Jinyuan Fermilab April 2006.

Some Thoughts on L1 Pixel Trigger Wu, Jinyuan Fermilab April 2006.
O. Buchmueller, Imperial College, W. Smith, U. Wisconsin, UPO Meeting, July 6, 2012 Trigger Performance and Strategy Working Group Trigger Performance.

O. Buchmueller, Imperial College, W. Smith, U. Wisconsin, UPO Meeting, July 6, 2012 Trigger Performance and Strategy Working Group Trigger Performance.
LHCb Upgrade Overview ALICE, ATLAS, CMS & LHCb joint workshop on DAQ Château de Bossey 13 March 2013 Beat Jost / Cern.

LHCb Upgrade Overview ALICE, ATLAS, CMS & LHCb joint workshop on DAQ Château de Bossey 13 March 2013 Beat Jost / Cern.
BTeV was terminated in February of 2005. BTeV Trigger.

BTeV was terminated in February of BTeV Trigger.
CHEP04 - Interlaken - Sep. 27th - Oct. 1st 2004T. M. Steinbeck for the Alice Collaboration1/20 New Experiences with the ALICE High Level Trigger Data Transport.

CHEP04 - Interlaken - Sep. 27th - Oct. 1st 2004T. M. Steinbeck for the Alice Collaboration1/20 New Experiences with the ALICE High Level Trigger Data Transport.
S. Silverstein For ATLAS TDAQ Level-1 Trigger updates for Phase 1.

S. Silverstein For ATLAS TDAQ Level-1 Trigger updates for Phase 1.
BTeV Trigger Erik Gottschalk, Fermilab (for the BTeV Trigger Group)

BTeV Trigger Erik Gottschalk, Fermilab (for the BTeV Trigger Group)
Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.

Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.
BTeV Trigger Architecture Vertex 2002, Nov. 4-8 Michael Wang, Fermilab (for the BTeV collaboration)

BTeV Trigger Architecture Vertex 2002, Nov. 4-8 Michael Wang, Fermilab (for the BTeV collaboration)
GEM Design Plans Jason Gilmore TAMU Workshop 1 Oct 2013 1.

GEM Design Plans Jason Gilmore TAMU Workshop 1 Oct
K. Honscheid RT-2003 The BTeV Data Acquisition System RT-2003 May 22, 2002 Klaus Honscheid, OSU  The BTeV Challenge  The Project  Readout and Controls.

K. Honscheid RT-2003 The BTeV Data Acquisition System RT-2003 May 22, 2002 Klaus Honscheid, OSU  The BTeV Challenge  The Project  Readout and Controls.
Without hash sorting, all O(n 2 ) combinations must be checked. Hash Sorter - Firmware Implementation and an Application for the Fermilab BTeV Level 1.

Without hash sorting, all O(n 2 ) combinations must be checked. Hash Sorter - Firmware Implementation and an Application for the Fermilab BTeV Level 1.
The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System D.Acosta, A.Madorsky, B.Scurlock, S.M.Wang University of Florida A.Atamanchuk,

The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System D.Acosta, A.Madorsky, B.Scurlock, S.M.Wang University of Florida A.Atamanchuk,
Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.

Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.
Leo Greiner IPHC testing 2007-101 Sensor and infrastructure testing at LBL. Capabilities and Plan.

Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Readout & Controls Update DAQ: Baseline Architecture DCS: Architecture (first round) August 23, 2001 Klaus Honscheid, OSU.

Readout & Controls Update DAQ: Baseline Architecture DCS: Architecture (first round) August 23, 2001 Klaus Honscheid, OSU.
Proposal by the Numbers 3 Trigger layers (plus 2 “short” layers) provide full coverage to eta=??? in 15 degree sectors Hits collected in real time, sent.

Proposal by the Numbers 3 Trigger layers (plus 2 “short” layers) provide full coverage to eta=??? in 15 degree sectors Hits collected in real time, sent.
TRBnet for the CBM MVD-Prototype Borislav Milanović In cooperation with: J. Michel, M. Deveaux, S. Seddiki, M. Traxler, S. Youcef, C. Schrader, I. Fröhlich,

TRBnet for the CBM MVD-Prototype Borislav Milanović In cooperation with: J. Michel, M. Deveaux, S. Seddiki, M. Traxler, S. Youcef, C. Schrader, I. Fröhlich,

Similar presentations

Ads by Google