Presentation is loading. Please wait.

Presentation is loading. Please wait.

Switched-Capacitor Circuits

Published byCory Henderson Modified over 9 years ago

Similar presentations

Presentation on theme: "Switched-Capacitor Circuits"— Presentation transcript:

1 Switched-Capacitor Circuits
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Switched-Capacitor Circuits

2 Continuous-Time Integrator
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Continuous-Time Integrator Goal: Approach: emulating resistors with switched capacitors

3 Concept of Switched Capacitor
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Concept of Switched Capacitor Non-overlapping two-phase clock so, A switched capacitor is a discrete-time “resistor” RC time constant set by capacitor ratio C2/C1 (match considerably better than R and C) and clock period T (flexibility)

4 Advanced Analog IC Design. Switched-Capacitor Circuits. Professor Y
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Switched Capacitors Shunt-type Series-type 2-phase clock Stray-insensitive Shunt- and series-type SCs are simple and cheap to implement Stray-insensitive SC requires 2 more switches, what’s the advantage besides being more flexible (i.e., w/ or w/o the T/2 delay)?

5 Discrete-Time Integrator (DTI)
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Discrete-Time Integrator (DTI) Shunt-type Series-type 2-phase clock What are the VTFs (z-domain) of these DTIs, assuming no parasitic capacitance is present?

6 Shunt-Type DTI  Charge conservation law (ideal):
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Shunt-Type DTI Ф1 (sample) Ф2 (update) Charge conservation law (ideal): Total charge on C1 and C2 during Ф1→ Ф2 transition must remain unchanged!

7 Shunt-Type DTI  Ф1 (sample) Ф2 (update)
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Shunt-Type DTI Ф1 (sample) Ф2 (update)

8 Series-Type DTI  VTF: Ф1 (sample/update) Ф2 (reset C1)
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Series-Type DTI Ф1 (sample/update) Ф2 (reset C1) VTF:

9 Stray Capacitance Strays derive from D/S diodes and wiring capacitance
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Stray Capacitance Shunt-type Series-type Strays derive from D/S diodes and wiring capacitance VTF is modified due to strays Strays at the summing node is of no significance (virtual ground)

10 Stray-Insensitive SC Integrator
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Stray-Insensitive SC Integrator “Inverting” “Non-inverting” VTF: VTF: Capacitors can be significantly sized down to save power/area Sizes are eventually limited by kT/C noise, mismatch, etc.

11 SC Amplifier VTF: Non-integrating, memoryless (less the delay)
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 SC Amplifier VTF: Non-integrating, memoryless (less the delay) Used in many applications of parametric amplification

12 Advanced Analog IC Design. Switched-Capacitor Circuits. Professor Y
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 SC Applications

13 CT Filter  RLC prototype Active-RC Tow-Thomas CT biquad
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 CT Filter RLC prototype Active-RC Tow-Thomas CT biquad

14 SC DT Filter  Active-RC Tow-Thomas CT biquad SC DT biquad
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 SC DT Filter Active-RC Tow-Thomas CT biquad SC DT biquad

15 Sigma-Delta (ΣΔ) Modulator
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Sigma-Delta (ΣΔ) Modulator DTI + 1-bit comparator + 1-bit DAC = first-order ΣΔ ADC

16 SC amplifier + 2 comparators + 3-level DAC = 1.5-bit pipelined ADC
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Pipelined ADC SC amplifier + 2 comparators + 3-level DAC = 1.5-bit pipelined ADC

17 Advanced Analog IC Design. Switched-Capacitor Circuits. Professor Y
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Noise in SC Circuits

18 Noise in CT circuits can be simulated with SPICE (.noise)
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Noise of CT Integrator Noise in CT circuits can be simulated with SPICE (.noise)

19 SC circuits are NOT noise-free! Switches and op-amps introduce noise.
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Noise of SC Integrator SC circuits are NOT noise-free! Switches and op-amps introduce noise.

20 Sampling (Ф1) Ideal Voltage Source
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Sampling (Ф1) Ideal Voltage Source Noise is indistinguishable from signal after sampling The noise acquired by C1 will be amplified in Ф2 just like signal

21 No simulator can directly simulate the aggregated output noise!
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Integration (Ф2) No simulator can directly simulate the aggregated output noise!

22 Sampling (Ф1) Noise – Cascaded Stages
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Sampling (Ф1) Noise – Cascaded Stages Finite op-amp BW limits the noise bandwidth, resulting in less overall kT/C noise (noise filtering). But parasitic loop delay may introduce peaking in freq. response, resulting in more integrated noise (noise peaking).

23 Sampled Noise Spectrum
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Sampled Noise Spectrum CT DT Total integrated noise power remains constant SNR remains constant

24 Nonideal Effects in SC Circuits
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Nonideal Effects in SC Circuits

25 Nonideal Effects in SC Circuits
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Nonideal Effects in SC Circuits Capacitors (poly-poly, metal-metal, MIM, MOM, sandwich, gate cap, accumulation-mode gate cap, etc.) PP, MIM, and MOM are linear up to bits (nonlinear voltage coefficients negligible for most applications) Gate caps are typically good for up to 8-10 bits Switches (MOS transistors) Nonzero on-resistance (voltage dependent) (Nonlinear) stray capacitance added (Cgs, Cgd, Cgb, Cdb, Csb) Switch-induced sampling errors (charge injection, clock feedthrough, junction leakage, drain-source leakage, and gate leakage) Operational amplifiers Offset Finite-gain effects (voltage dependent) Finite bandwidth and slew rate (measured by settling speed)

26 Nonideal Effects of Switches
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Nonideal Effects of Switches

27 Nonzero On-Resistance
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Nonzero On-Resistance FET channel resistance (thus tracking bandwidth) depends on signal level Usually (RonCS)-1 ≥ (3-5)·ω-3dB of closed-loop op-amp for settling purpose

28 Clock Bootstrapping CMOS Bootstrapped NMOS
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Clock Bootstrapping CMOS Bootstrapped NMOS Small on-resistance leads to large switches → large parasitic caps and large clock buffers Clock bootstrapping keeps VGS of the switch constant → constant on-resistance (body effect?) and less parasitics w/o the PMOS

29 Simplified Clock Bootstrapper
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Simplified Clock Bootstrapper Pros Linearity Bandwidth Cons Device reliability Complexity

30 Switch-Induced Errors
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Switch-Induced Errors Clock feedthrough Charge injection Channel charge injection and clock feedthrough (on drain side) result in charge trapped on CS after switch is turned off.

31 Clock Feedthrough and Charge Injection
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Clock Feedthrough and Charge Injection Both phenomena sensitive to Zi, CS, and clock rise/fall time Offset, gain error, and nonlinearity introduced to the sampling Clock feedthrough can be simulated by SPICE, but charge injection cannot be simulated with lumped transistor models

32 Clock Rise/Fall-Time Dependence
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Clock Rise/Fall-Time Dependence Clock feedthrough Charge injection Fast turn-off Slow turn-off

33 Advanced Analog IC Design. Switched-Capacitor Circuits. Professor Y
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Dummy Switch Difficult to achieve precise cancellation due to the nonlinear dependence of ΔV on Zi, CS, and clock rise/fall time Sensitive to the phase alignment between Ф and Ф_

34 CMOS Switch Same size for P and N FETs
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 CMOS Switch Same size for P and N FETs Very sensitive to phase alignment between Ф and Ф_ Subject to threshold mismatch between PMOS and NMOS Exact cancellation occurs only for one specific Vin (which one?)

35 Differential Signaling
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Differential Signaling Balanced diff. input Signal-independent errors (offset) and even-order distortions cancelled Gain error and odd-order nonlinearities remain

36 Technology scaling improves switch performance!
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Switch Performance On-resistance: Bandwidth: Charge injection: Performance FoM: Technology scaling improves switch performance!

37 Leakage in SC Circuits Φ1 = “high”, Φ2 = “low”
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Leakage in SC Circuits Φ1 = “high”, Φ2 = “low” I1 – diode leakage (existing in the old days too) I2 – sub-threshold drain-source leakage of summing-node switch I3 – gate leakage (FN tunneling) of amplifier input transistors Leakage currents are highly temperature- and process-dependent; the lower limit of clock frequency is often determined by leakage

38 Gate Leakage Direct tunneling through the thin gate oxide
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Gate Leakage Direct tunneling through the thin gate oxide Short-channel MOSFET behaves increasingly like BJT’s Violates the high-impedance assumption of the summing node

39 Switch Size Optimization
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Switch Size Optimization To minimize switch-induced error voltages, small transistor size, slow turn-off, low source impedance should be used. For fast settling (high-speed design), large W/L should be used, and errors will be inevitably large as well. Guidelines Always use minimum channel length for switches as long as leakage allows. For a given speed, switch sizes can be optimized w/ simulation. Be aware of the limitations of simulators (SPICE etc.) using lumped device models.

40 Nonideal Effects of Op-Amps
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Nonideal Effects of Op-Amps

41 Nonideal Effects of Op-Amps
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Nonideal Effects of Op-Amps Offset Finite-gain effects (voltage dependent) Finite bandwidth and slew rate (measured by settling speed)

42 Advanced Analog IC Design. Switched-Capacitor Circuits. Professor Y
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Offset Voltage Vi = 0

43 Autozeroing Also eliminates low-frequency noise, e.g., 1/f noise
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Autozeroing Also eliminates low-frequency noise, e.g., 1/f noise A.k.a. correlated double sampling (CDS)

44 Chopper Stabilization
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Chopper Stabilization Ref: K. C. Hsieh, P. R. Gray, D. Senderowicz, and D. G. Messerschmitt, “A low-noise chopper-stabilized differential switched-capacitor filtering technique,” IEEE Journal of Solid-State Circuits, vol. 16, issue 6, pp , 1981.

45 Chopper Stabilization
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Chopper Stabilization Also eliminates DC offset voltage of A1

46 Chopper-Stabilized Differential Op-Amp
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Chopper-Stabilized Differential Op-Amp Integrators/amplifiers can be built using these op-amps Some oversampling is useful to facilitate the implementation

47 Advanced Analog IC Design. Switched-Capacitor Circuits. Professor Y
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Ideal SC Amplifier Closed-loop gain is determined by the capacitor ratio by design But this is assuming X is an ideal summing node (the op-amp is ideal)

48 Finite-Gain Effect in SC Amplifier
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Finite-Gain Effect in SC Amplifier

49 Advanced Analog IC Design. Switched-Capacitor Circuits. Professor Y
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Practical Issues

50 Analog vs. Digital Supply Lines
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Analog vs. Digital Supply Lines Sharing sensitive analog supplies with digital ones is a very bad idea.

51 Analog vs. Digital Supply Lines
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Analog vs. Digital Supply Lines Dedicated pads for analog and digital supplies On-chip bypass capacitors help (watch ringing) Off-chip chokes (large inductors) can stop noise propagation at board level

52 Advanced Analog IC Design. Switched-Capacitor Circuits. Professor Y
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 “Supply” Capacitance Any summing-node stray capacitance can be a potential coupling path. VDD, VSS, substrate, clock line, and digital noises, body effect, etc. Fully differential circuits help to reject common-mode noise and coupling.

53 Advanced Analog IC Design. Switched-Capacitor Circuits. Professor Y
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 “Supply” Capacitance Avoid connecting bottom-plate parasitics to the summing node Avoid crossing other signal lines with the summing node Shielding can mitigate substrate noise coupling

54 Clock Generation Clock-gated ring structure
Advanced Analog IC Design Switched-Capacitor Circuits Professor Y. Chiu ECE 581 Fall 2009 Clock Generation Clock-gated ring structure Non-overlapping time determined by inverter delays, sensitive to process, voltage, and temperature (PVT) variations DLL is an alternative, often used in high-speed designs

Download ppt "Switched-Capacitor Circuits"

Similar presentations

Topics Electrical properties of static combinational gates:

Topics Electrical properties of static combinational gates:
Switched-Capacitor Circuits

Switched-Capacitor Circuits
CHAPTER 3: SPECIAL PURPOSE OP-AMP CIRCUITS

CHAPTER 3: SPECIAL PURPOSE OP-AMP CIRCUITS
CMOS Comparator Data Converters Comparator Professor Y. Chiu

CMOS Comparator Data Converters Comparator Professor Y. Chiu
– 1 – Data ConvertersFlash ADCProfessor Y. Chiu EECT 7327Fall 2014 Flash ADC.

– 1 – Data ConvertersFlash ADCProfessor Y. Chiu EECT 7327Fall 2014 Flash ADC.
Sample-and-Hold (S/H) Basics

Sample-and-Hold (S/H) Basics
Trends and Perspectives in deep-submicron IC design Bram Nauta MESA + Research Institute University of Twente, Enschede, The Netherlands University of.

Trends and Perspectives in deep-submicron IC design Bram Nauta MESA + Research Institute University of Twente, Enschede, The Netherlands University of.
Chapter 11 Operational Amplifiers and Applications

Chapter 11 Operational Amplifiers and Applications
Algorithmic (Cyclic) ADC

Algorithmic (Cyclic) ADC
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
SINGLE-STAGE AMPLIFIERS

SINGLE-STAGE AMPLIFIERS
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.

VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
Lecture #26 Gate delays, MOS logic

Lecture #26 Gate delays, MOS logic
© Digital Integrated Circuits 2nd Inverter CMOS Inverter: Digital Workhorse  Best Figures of Merit in CMOS Family  Noise Immunity  Performance  Power/Buffer.

© Digital Integrated Circuits 2nd Inverter CMOS Inverter: Digital Workhorse  Best Figures of Merit in CMOS Family  Noise Immunity  Performance  Power/Buffer.
Introduction to Analog-to-Digital Converters

Introduction to Analog-to-Digital Converters
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 22: Material Review Prof. Sherief Reda Division of Engineering, Brown University.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 22: Material Review Prof. Sherief Reda Division of Engineering, Brown University.
DC and transient responses Lezione 3

DC and transient responses Lezione 3
Switched Capacitor DC-DC Converters: Topologies and Applications Bill Tsang and Eddie Ng.

Switched Capacitor DC-DC Converters: Topologies and Applications Bill Tsang and Eddie Ng.
Microwave Interference Effects on Device,

Microwave Interference Effects on Device,
VLSI System Design – ECES 681 Lecture: Interconnect -1 Prashant Bhadri Office: Rhodes Hall - 933C Department of ECECS, College of.

VLSI System Design – ECES 681 Lecture: Interconnect -1 Prashant Bhadri Office: Rhodes Hall - 933C Department of ECECS, College of.

Similar presentations

Ads by Google