Download presentation
Presentation is loading. Please wait.
Published byAngelina Stanley Modified over 9 years ago
1
EUSO-BALLOON CDR – Agenda (I)
2
Internal interfaces overview Batteries and Low Voltage power Supplies PDM interfaces DP interfaces HK Interfaces List of cables Status EUSO-BALLOON DESIGN REVIEW, 18.12.2012, CNES TOULOUSE Michel DUPIEUX IRAP, Toulouse Internal Interfaces
3
Internal interfaces overview CDR – 18.12.2012Internal Interfaces – Michel Dupieux3 EC-HV EC-DYNODE HVPS-2 HVPS-1 MAPMT EC-ANODE EC-ASIC PDM-B IR-CAM Batteries PWP LVPS1-DP LVPS2-DP LVPS-PDM LVPS-HK HK CCB CLKB GPSR CPU DST SIREN CNES Telemetry EXT Bat Controller TLS Sensors Motors SPACEWIRE /PCI EC-Front EC-Back DPPDM
4
Power pack interfaces CDR – 18.12.2012Internal Interfaces – Michel Dupieux4 Power Pack & Main Fuses Main switchConnectors Individual fuses Interfaces Connectors - CNES Provide the batteries - IRAP purchases the components and does the Assembly and tests the Power Pack
5
Low Voltage Power Supplies Overview CDR – 18.12.2012Internal Interfaces – Michel Dupieux5 EC-HV EC-DYNODE HVPS-2 HVPS-1 MAPMT EC-ANODE EC-ASIC PDM-B IR-CAM Batteries PWP LVPS1-DP LVPS2-DP LVPS-PDM LVPS-HK HK CCB CLKB GPSR CPU DST SIREN CNES Telemetry EXT Bat Controller TLS Sensors Motors SPACEWIRE /PCI EC-Front EC-Back DPPDM
6
PDM interfaces CDR – 18.12.2012Internal Interfaces – Michel Dupieux6 Kapton cable Fixation screw MAPMT ASIC BASIC FASIC D 68 pins68 pins ASIC A 68 pins68 pins ASIC C ASIC E 120 pins ABCDEF 68 pins68 pins 68 pins68 pins 68 pins68 pins 68 pins68 pins EC_HV Interfaces with: CCB µSubd51 HVPS µSubd9 HK µSubd9 POWER Subd9
7
Data processor Block Diagram CDR – 18.12.2012Internal Interfaces – Michel Dupieux7 28V DP LVPSs DP LVPSs v SpaceWire 5V Ethernet v SATA Data Storage Visible cam (adv. opt.) Visible cam (adv. opt.) Space Wire to PCI v GPS v HK system HK system v 5V CLKs, Sync, Trig, Busy RS232 PDM box PDM box v RS422 5V Fast parallel link CMD SPI PWP 12V CCB CPU IR Camera (adv. opt.) IR Camera (adv. opt.) CLK board CLK board SIREN system v SpaceWire V, A Monitor 1PP S TLS Analog ( T) DP LVPSs DP LVPSs DP LVPSs DP LVPSs 5V HL-CMD CC DP LVPS DP LVPS adaptoradaptor RS 422 RS 232 V, T mon. SPI
8
Description of the DP and its components CDR – 18.12.2012Internal Interfaces – Michel Dupieux8 The DP functionality is obtained by connecting different specialized items, which form a complex system. The main subassembly items are: Control Cluster Board (CCB) Main processing unit (CPU) Data Storage (DST) Housekeeping system (HK) Clock Board (CLKB) GPS receiver (GPSR) Data Processor Power Supplies (DP-LVPS1-2-3) PDM Power Supply (PDM-LVPS)
9
Description of the DP and its interfaces CDR – 18.12.2012Internal Interfaces – Michel Dupieux9 DP box modules CPU HK LVPS HK CLK GPS LVPS1 LVPS PDM CCB LVPS2
10
HK interfaces CDR – 18.12.2012Internal Interfaces – Michel Dupieux10
11
HK Boards and interfaces CDR – 18.12.2012Internal Interfaces – Michel Dupieux11 Individual boards’ functionality: PCB 05: LENSES, LVPS-PDM, LVPS-HK: (DC25-DB25). PCB 04: LVPS1-DP, LVPS2-DP: (DC37-DB25). PCB 03: SIREN-HK, CPU-HK, PDM-HK (DE9-DE9-DA15). PCB 02: CCB-HK, CLKB-HK: (DB25-DB25). PCB 01: POWER-HK, GPS-HK, HVPS-HK: (DE9-DA15-DA15).
12
Complete list of cables CDR – 18.12.2012Internal Interfaces – Michel Dupieux12
13
Status on Internal & External Interfaces Internal Interfaces All the interfaces have been checked with the sub-system responsibles. A list of the key points verification is done below: - All interfaces were checked - All connectors pinout were checked - Each Pin on each connector was checked - Each Sub-system have its own cables and connectors lists. - All the cables on both side were checked - Connectors and cables have single reference - One responsible for each cable is done - Maximum Use of Female connector on Front panel - Use Female connectors on power side. External Interfaces On the external interfaces the same work has been done CDR – 18.12.2012Internal Interfaces – Michel Dupieux13
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.