Presentation is loading. Please wait.

Presentation is loading. Please wait.

FPGA-Based Arcade Emulation Danny Funk, Cory Mohling, Tony Milosch, David Gartner, John Alexander Advisor: Philip Jones Client: Joseph Zambreno.

Similar presentations


Presentation on theme: "FPGA-Based Arcade Emulation Danny Funk, Cory Mohling, Tony Milosch, David Gartner, John Alexander Advisor: Philip Jones Client: Joseph Zambreno."— Presentation transcript:

1 FPGA-Based Arcade Emulation Danny Funk, Cory Mohling, Tony Milosch, David Gartner, John Alexander Advisor: Philip Jones Client: Joseph Zambreno

2 Project Goal Goal o Showcase the capabilities of reconfigurable computing platforms

3 System Decomposition Breakdown o FPGA CPU PPU Video output Controller I/O Boot loader Audio o Cabinet Physical Controls o Joystick o Buttons Monitor

4 System Design Controls o Electrical connections to physical controls o Write HDL Module to interface to FPGA Pin out on FPGA board

5 System Design Boot loader o Develop Boot loader using Microblaze Processor provided in Xilinx tools o Present user with easy to use game selection screen o Write code to read NES Rom files from Compact Flash o Parse NES Rom file and load contents into appropriate system memory for the FPGA o Reset back to Boot loader screen when reset is pressed

6 System Design FPGA (Xilinx) Compact Flash Controller I/O InterfaceTFT Controller (VGA Output) Microblaze CPU NES CPUPPU CPU Frame Buffer Bootloader C Program Compact Flash Card NES Controller VGA Cable

7 System Design Cabinet o Use Solid Works to design detailed cabinet drawings o Purchase custom marquees o Build out of ¾” plywood

8

9

10 System Design Audio o Write audio module that generates audio o Connect audio module to CPU o Map all audio related instructions to the module o Connect audio module to AC97 to produce sound output

11 System Design PPU o Map CPU memory to PPU registers to allow for game scrolling o Implement Memory mappers to allow for more games to be played o PPU is implemented using at 14 stage finite state machine to render each pixel o Each pixel is stored in a buffer that is then sent to the VGA output

12 Test Plan Test as we go o After each step, make sure that the game plays as expected Simulate o Simulate incremental builds with ModelSim to ensure system works as expected Final Test o Ensure all functional requirements are met, and debug as necessary.

13 Current Status Side Scrolling – 80% Control Input – 80% Boot Loader – 25% Cabinet Design – 95% Cabinet Construction – 0% Audio – 0%


Download ppt "FPGA-Based Arcade Emulation Danny Funk, Cory Mohling, Tony Milosch, David Gartner, John Alexander Advisor: Philip Jones Client: Joseph Zambreno."

Similar presentations


Ads by Google