Presentation is loading. Please wait.

Presentation is loading. Please wait.

MOSFET: Subthreshold Operation Professor Paul Hasler.

Published byAlvin Bates Modified over 9 years ago

Similar presentations

Presentation on theme: "MOSFET: Subthreshold Operation Professor Paul Hasler."— Presentation transcript:

1 MOSFET: Subthreshold Operation Professor Paul Hasler

2 MOSFET Channel Picture

3 MOS Capacitor Picture

4 MOSFET Channel Picture

5

6 Calculation of Drain Current

7 No recombination 0 2 2  dx nd DnDn n dn qDJ  l nn drainsource n  0 l  varies as  V G  n = Ax + B RG dx nd D dt dn n    2 2 0 00  (qD n / l) ( e -(  - Vs)/UT - e -(  - Vd)/UT )   eeII uVVuVV TdgTSg   / / 0 

8 MOSFET Current-Voltage Curves   1 /)( 0 //)( 0 / // 0 TSG TdSTSG TD TSTG uVKV uVuV uV uVu DS eI eeI eeeII          eeII uVVuVV TdgTSg   // 0     1 / / 0 TSd TSg uVV uVV eeI    

9 Channel Current Dependence on Gate Voltage In linear scale, we have a quadratic dependence In log-scale, we have an exponential dependence

10 Channel Current Dependence on Gate Voltage In linear scale, we have a quadratic dependence In log-scale, we have an exponential dependence

11 Subthreshold MOSFETs In linear scale, we have a quadratic dependence In log-scale, we have an exponential dependence G S D nFET G S D B pFET

12 Determination of Threshold Voltage 0.40.50.60.70.80.91 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 1.1 Gate voltage (V) Drain current / subthreshold fit V T = 0.86

13 Drain Current --- Source Voltage

Download ppt "MOSFET: Subthreshold Operation Professor Paul Hasler."

Similar presentations

Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.

Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
Goals Investigate circuits that bias transistors into different operating regions. Two Supplies Biasing Four Resistor Biasing Two Resistor Biasing Biasing.

Goals Investigate circuits that bias transistors into different operating regions. Two Supplies Biasing Four Resistor Biasing Two Resistor Biasing Biasing.
MOSFET Transistor Basics

MOSFET Transistor Basics
Common-Gate (Base) Amplifier and Cascode Circuits

Common-Gate (Base) Amplifier and Cascode Circuits
INSULATOR i Current i = 0 Total mobile electron charge = 0.

INSULATOR i Current i = 0 Total mobile electron charge = 0.
1 LINLITHGOW ACADEMY PHYSICS DEPARTMENT MOSFETs 2 MOSFETS: CONTENT STATEMENTS Describe the structure of an n-channel enhancement MOSFET using the terms:

1 LINLITHGOW ACADEMY PHYSICS DEPARTMENT MOSFETs 2 MOSFETS: CONTENT STATEMENTS Describe the structure of an n-channel enhancement MOSFET using the terms:
Linearized MOSFET Resistors

Linearized MOSFET Resistors
University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.

University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.
Lecture 3: CMOS Transistor Theory. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 3: CMOS Transistor Theory2 Outline  Introduction  MOS Capacitor  nMOS I-V.

Lecture 3: CMOS Transistor Theory. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 3: CMOS Transistor Theory2 Outline  Introduction  MOS Capacitor  nMOS I-V.
Lecture 11: MOS Transistor

Lecture 11: MOS Transistor
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
CHANNEL LENGTH AND WIDTH,

CHANNEL LENGTH AND WIDTH,
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Analytical 2D Modeling of Sub-100 nm MOSFETs Using Conformal Mapping Techniques Benjamin Iñiguez Universitat Rovira i Virgili (URV), Tarragona, E-43001,

Analytical 2D Modeling of Sub-100 nm MOSFETs Using Conformal Mapping Techniques Benjamin Iñiguez Universitat Rovira i Virgili (URV), Tarragona, E-43001,
Outline Introduction – “Is there a limit?”

Outline Introduction – “Is there a limit?”
ECD 442 Power Electronics1 Power MOSFETs Two Types –Depletion Type Channel region is already diffused between the Drain and Source Deplete, or “pinch-off”

ECD 442 Power Electronics1 Power MOSFETs Two Types –Depletion Type Channel region is already diffused between the Drain and Source Deplete, or “pinch-off”
Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective
1 Lecture 4: Transistor Summary/Inverter Analysis Subthreshold MOSFET currents IEEE Spectrum, 7/99, p. 26.

1 Lecture 4: Transistor Summary/Inverter Analysis Subthreshold MOSFET currents IEEE Spectrum, 7/99, p. 26.
© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.

© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.

Similar presentations

Ads by Google