Download presentation
Presentation is loading. Please wait.
Published byOliver Payne Modified over 9 years ago
1
Flip-Flops
2
RS Flip-flop S R OutputsInputs X X
3
RS Flip-flop - definition InputsOutput SR 00Unchanged 10 01 11Not allowed
4
RS Flip-flop waveforms
5
RS Flip-flop Types of flip-flops: a) dynamic b) synchronized
6
ExampleExample
7
Example continuation
8
RS flip-flop formed by cross-coupling NOR gates
9
RS flip-flop formed by cross-coupling NAND gates
10
Transfer circuit
11
RS latch
12
D latch
13
Shift register
14
The progression of states by the counter X3X3 X2X2 X1X1 000 001 010 011 100 101 110 111 000 ………
15
Example: Binary counter
16
Example: Gated-clock binary counter
17
JK flip-flop
18
Example: Binary counter made with JK flip-flops
19
Example: Up-down counter
20
Integrated circuits
21
Counter design: Design rule for RS flip-flops The present state The next stateSR 000d 11d0 0110 1001
22
Counter design: Exercise (RS version) Design a counter using three RS Flip-Flops to sequence as follows ABC 000 111 101 110 001 010 000 111 101...
23
Solution: (RS version)
24
Solution: Counter with RS flip-flops A S R B S R S R C
25
Counter design: Design rule for JK flip-flops The present state The next stateJK 000d 11d0 011d 10d1
26
Counter design: Exercise (JK version) Design a counter using three JK Flip-Flops to sequence as follows ABC 000 111 101 110 001 010 000 111 101...
27
Solution: (JK version) Counter with JK flip-flops
Similar presentations
© 2024 SlidePlayer.com. Inc.
All rights reserved.