Presentation is loading. Please wait.

Presentation is loading. Please wait.

J.M. Karam President & CEO MEMSCAP Phone: +33 4 76 52 55 80 Fax: +33 4 76 52 55 81

Published bySharleen Tate Modified over 9 years ago

Similar presentations

Presentation on theme: "J.M. Karam President & CEO MEMSCAP Phone: +33 4 76 52 55 80 Fax: +33 4 76 52 55 81"— Presentation transcript:

1 J.M. Karam President & CEO MEMSCAP Phone: +33 4 76 52 55 80 Fax: +33 4 76 52 55 81 Email: Jean-Michel.Karam@memscap.com

2 Slide 2 J. M. KaramCompany Confidential SpecificationsArchitectureOptimization Schematic Capture Behavioral Simulation Design Centering Automatic Layout Generation DRC Etching Verification Cross-Section Viewing 3D Viewing FEM/BEM Process Variations

3 Slide 3 J. M. KaramCompany Confidential SpecificationsArchitectureOptimization FEM/BEM Analysis Behavioral Modeling Behavioral Simulation Layout Generation DRC Etching Verification Cross-Section Viewing 3D Viewing Design Centering Full System Functionality Process Variations

4 Slide 4 J. M. KaramCompany Confidential Schematic Capture (e.g. DA) Schematic Capture (e.g. DA) Mixed-Technology Simulator (e.g. Continuum/Eldo) Mixed-Technology Simulator (e.g. Continuum/Eldo) Place&Route [Layout Tool] (e.g. IC Station) Place&Route [Layout Tool] (e.g. IC Station) MEMS HDL-A/ VHDL-AMS Library MEMS HDL-A/ VHDL-AMS Library Layout Generators Layout Generators Technology Files Technology Files FEM to HDL-A Translator FEM to HDL-A Translator DRC Cross-Section Viewer Cross-Section Viewer Etching Verification Etching Verification Result Interface Result Interface Field Solvers (FEM, etc.) ANSYS Device Designer System Designer Optimization & Manufacturing Yield Management Tools Layout to 3D Solid-Model Layout to 3D Solid-Model Material Data Base Material Data Base

5 Slide 5 J. M. KaramCompany Confidential Generic : VULCAIN TM Customizable by the User to the targeted process technology Seamless Design Flow: from Front-End to Back-End Anisotropic & Sacrificial Etching Simulation Multi-Segment, Multi-Angle Cross-Section Viewer Layout to/from 3D Solid-Model Generator EDD TM -Mesh : FEM to HDL-A Translator Foundry Modules : KANAGA TM [MCNC/Cronos] More than 75 Device Generators !

6 Slide 6 J. M. KaramCompany Confidential MEMS HDL-A Model Schematic Symbol Layout Generator Building Block Level Device Level Generic FEM Validated Characterized Level 2 Level 1

7 Slide 7 J. M. KaramCompany Confidential Algorithms : Monte Carlo & Surface Response Methods Customizable for any MEMS Process Extract Data from Process of Critical Monitors Build Statistical Model Behavioral Simulation Considering Process Variations Design Centering

8 Slide 8 J. M. KaramCompany Confidential

9 Slide 9 J. M. KaramCompany Confidential

10 Slide 10 J. M. KaramCompany Confidential

11 Slide 11 J. M. KaramCompany Confidential Ensure Schematic Driven Layout Generators Coupled to System Level Model Improve Productivity at Layout Custom Design Device Generators Functions (Non-Manhattan Shapes) Building Blocks Device Level

12 Slide 12 J. M. KaramCompany Confidential

13 Slide 13 J. M. KaramCompany Confidential

14 Slide 14 J. M. KaramCompany Confidential Anisotropic Etching SimulationSacrificial Etching Simulation

15 Slide 15 J. M. KaramCompany Confidential

16 Slide 16 J. M. KaramCompany Confidential  Layout Area Selection o Layout FEM o 3D Viewer (VRML, etc.)

17 Slide 17 J. M. KaramCompany Confidential

18 Slide 18 J. M. KaramCompany Confidential

Download ppt "J.M. Karam President & CEO MEMSCAP Phone: +33 4 76 52 55 80 Fax: +33 4 76 52 55 81"

Similar presentations

SOC Design: From System to Transistor

SOC Design: From System to Transistor
Keith Bergevin Senior Design Engineer 4234 54 th St., Bldg 620 Sacramento, Calif. 95652-1521 Phone: (916) 231-1652, Fax: (916) 231-2818

Keith Bergevin Senior Design Engineer th St., Bldg 620 Sacramento, Calif Phone: (916) , Fax: (916)
© 2014 Synopsys. All rights reserved.1 Wheres my glass slipper? TAU 2014 Nanda Gopal Director R&D, Characterization.

© 2014 Synopsys. All rights reserved.1 Wheres my glass slipper? TAU 2014 Nanda Gopal Director R&D, Characterization.
Fluidyn Engineering Software, Research, Consultancy www.fluidyn.com.

Fluidyn Engineering Software, Research, Consultancy
Emerging Technologies for FETCH2 Jeff Gomes Applied Modelling and Computation Group (AMCG) Severe Accident Subproject Meeting 14/11/2011.

Emerging Technologies for FETCH2 Jeff Gomes Applied Modelling and Computation Group (AMCG) Severe Accident Subproject Meeting 14/11/2011.
Tutorial on Subwavelength Lithography DAC 99

Tutorial on Subwavelength Lithography DAC 99
Design Automation Conference June, 2000 PC-Based VLSI Design Tools Cherrice Traver VLSI Design Using PC-Based Tools Cherrice Traver Union College Schenectady,

Design Automation Conference June, 2000 PC-Based VLSI Design Tools Cherrice Traver VLSI Design Using PC-Based Tools Cherrice Traver Union College Schenectady,
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.

Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.

MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.
Timing Analysis Timing Analysis Instructor: Dr. Vishwani D. Agrawal ELEC 7770 Advanced VLSI Design Team Project.

Timing Analysis Timing Analysis Instructor: Dr. Vishwani D. Agrawal ELEC 7770 Advanced VLSI Design Team Project.
The Design Process Outline Goal Reading Design Domain Design Flow

The Design Process Outline Goal Reading Design Domain Design Flow
ECE 667 - Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.

ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.
DSI Division of Integrated Systems Design Functional Verification Environments Development Goals Our main goals are in the field of developing modular.

DSI Division of Integrated Systems Design Functional Verification Environments Development Goals Our main goals are in the field of developing modular.
Logic Design Outline –Logic Design –Schematic Capture –Logic Simulation –Logic Synthesis –Technology Mapping –Logic Verification Goal –Understand logic.

Logic Design Outline –Logic Design –Schematic Capture –Logic Simulation –Logic Synthesis –Technology Mapping –Logic Verification Goal –Understand logic.
Tejas Bhatt and Dennis McCain Hardware Prototype Group, NRC/Dallas Matlab as a Development Environment for FPGA Design Tejas Bhatt June 16, 2005.

Tejas Bhatt and Dennis McCain Hardware Prototype Group, NRC/Dallas Matlab as a Development Environment for FPGA Design Tejas Bhatt June 16, 2005.
CSCE 613 VLSI design is mostly about CAD/EDA tools Many different tools for VLSI design Developed as a new course, independent of previous version Adopt.

CSCE 613 VLSI design is mostly about CAD/EDA tools Many different tools for VLSI design Developed as a new course, independent of previous version Adopt.
SiliconAid Solutions, Inc. Confidential SAJE SiliconAid JTAG Environment Overview – Very Short.

SiliconAid Solutions, Inc. Confidential SAJE SiliconAid JTAG Environment Overview – Very Short.
Foundation and XACTstepTM Software

Foundation and XACTstepTM Software
1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.

1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.
L. Karklin, S. Mazor, D.Joshi1, A. Balasinski2, and V. Axelrad3

L. Karklin, S. Mazor, D.Joshi1, A. Balasinski2, and V. Axelrad3

Similar presentations

Ads by Google