Download presentation
Presentation is loading. Please wait.
Published byNorman Harper Modified over 9 years ago
1
“CAE-CAD-CAM” TECHNIQUES FOR DEVELOPMENT OF ELECTRONIC MODULES Faculty of Electronics and Information Technology University “Politehnica” of Bucharest Center of Technological Electronics and Interconnection Techniques - CETTI Ciprian Ionescu
2
Demonstration in OrCAD The electronic module proposed for demonstration can be used for digitally displaying of voltage or current of an available laboratory power supply.
3
Schematic 1- Initial data for PCB module design
4
First of all some words about the working principle of the circuit. First of all some words about the working principle of the circuit. The schematics from fig. 2 will not be used, but it suggests a required intervention in the existing power supply. The schematics from fig. 2 will not be used, but it suggests a required intervention in the existing power supply. The main change is the insertion of the series (shunt) resistor R6. The main change is the insertion of the series (shunt) resistor R6. The connection of the module with the power supply will be assured by the connector pins A-F. The connection of the module with the power supply will be assured by the connector pins A-F.
5
Working principle (continued) The switch between the U/I display mode is done by the DPDT (Double Pole Double Throw) switch S1 (not included in our PCB). The switch between the U/I display mode is done by the DPDT (Double Pole Double Throw) switch S1 (not included in our PCB). For voltage measurement the voltage applied to IC1 is divided by the group R1-P4 in a quotient 1:100. The decimal point of LD3 and the LED “V” are lit on, the display resolution is 0,1 V. For voltage measurement the voltage applied to IC1 is divided by the group R1-P4 in a quotient 1:100. The decimal point of LD3 and the LED “V” are lit on, the display resolution is 0,1 V. For current measurement the voltage drop at R6, is applied directly at HI-LO terminals of the DAC circuit IC1. In this case there are two possible scale connections (a) - 0 9,99 A or connection (b)- 0 0,999 A. In these cases the shunt resistor must have the values 0.1 , respectively 1 . For current measurement the voltage drop at R6, is applied directly at HI-LO terminals of the DAC circuit IC1. In this case there are two possible scale connections (a) - 0 9,99 A or connection (b)- 0 0,999 A. In these cases the shunt resistor must have the values 0.1 , respectively 1 . The circuit has 4 adjustment points: The circuit has 4 adjustment points: P1 null point adjustment for current domainP1 null point adjustment for current domain P2 full scale calibration for currentP2 full scale calibration for current P3 null point adjustment for voltage domainP3 null point adjustment for voltage domain P4 full scale calibration for voltageP4 full scale calibration for voltage The adjustments must be done in this order.
6
Demonstration of design flow in OrCAD First of any CAD activity we must find the answer to some questions: How the case (housing) will look like? How the circuit is powered? How many PCBs will be necessary? How many layers will have the PCB? How many connectors we will use? We will use SMD or THT components? Etc. To answer to some of the questions we must see the CAD project as part of a construction project.
7
FIRST ACTIVITY: Gathering information about components Source: Distributors Catalogue, Producer Data Sheets from Web, etc.
8
C1 Metalized film capacitor C2,C3 Multilayer ceramic capacitors MCC
9
C4 Aluminium Electrolytic Capacitor
10
R1-R5 Metal film resistors P1-P4 Multi Turn Cermet Trimmers
11
LD1-LD3 7 Segments LED Display D1-D2 LEDs for “Volts” or “Amps” Display
12
B1- 1.5 A Bridge Rectifier
13
SW1 SPDT Switch J2 In-line pins connectorJ1 Jack female connector
14
T4, T5 small signal transistors T1- T3 medium power transistors
15
U2 BCD Decoder U1 A/D Converter
16
U3 Voltage Regulator
17
NEXT STEP: Realization of the Schematic Drawing File New Project
18
Schematic Page of the module as apears in Capture
19
Some parts ( symbols) or/and footprints must be created
20
Preparing Capture for transfer - Properties Editor
21
The correspondence symbol-footprint (SCM-PCB) at Netlist transfer in Orcad. Recommendation: Use numbers, majority of Layout libraries use numbers. Exceptions: TM_CAP_P, TM_DIODE. Use numbers, majority of Layout libraries use numbers. Exceptions: TM_CAP_P, TM_DIODE. Modify symbols (parts) in libraries not in Schematic Page. Modify symbols (parts) in libraries not in Schematic Page. Take your time and think twice! Take your time and think twice!
22
TRANSFER TO LAYOUT The field “PCB Footprint” must be filled in (correctly). The field “PCB Footprint” must be filled in (correctly). DRC Verification. DRC Verification. Postprocessing: Netlist, Bill of Materials, Printing. Postprocessing: Netlist, Bill of Materials, Printing. Nets verification - Not a CAD activity!!! Nets verification - Not a CAD activity!!!
23
File New Import of Netlist in Layout Block: Technology template Layout file Netlist
24
Layout screen after import of the Netlist
25
Establishment of design restrictions: Establishment of design restrictions: board outline no. of layers track widths padstack assignments route spacing Component placement Component placement Routing Routing DRC and final operations DRC and final operations Postprocessing: Gerber and NC Drill files, Printing, Reports Postprocessing: Gerber and NC Drill files, Printing, Reports In LAYOUT Block:
26
Options Gerber Settings Options Post Process Settings POST-PROCESSING
27
Postprocessing- Top layer Final form of design in Orcad Layout
28
Postprocessing- Bottom layer Postprocessing- Silk Mask
29
Postprocessing- Drill Drawing
30
Postprocessing- Solder Mask Postprocessing- Assembly Drawing
31
Example of final operations
32
Thank you for your attention !
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.