Presentation is loading. Please wait.

Presentation is loading. Please wait.

Impulse Embedded Processing Video Lab Generate FPGA hardware Generate hardware interfaces HDL files HDL files FPGA bitmap FPGA bitmap C language software.

Published byAndrea Sullivan Modified over 9 years ago

Similar presentations

Presentation on theme: "Impulse Embedded Processing Video Lab Generate FPGA hardware Generate hardware interfaces HDL files HDL files FPGA bitmap FPGA bitmap C language software."— Presentation transcript:

1 Impulse Embedded Processing Video Lab Generate FPGA hardware Generate hardware interfaces HDL files HDL files FPGA bitmap FPGA bitmap C language software Compile and optimize ISE™ Design Suite

2 www.ImpulseAccelerated.com Page 2 Workshop Agenda  Step-By-Step Creation of a Streaming Video Application: –You will learn how to: Use Xilinx reference hardware and software for fast development Combine multiple streaming video filters in a single application Use Xilinx Platform Studio (XPS) for system integration Use an embedded MicroBlaze processor for video control Combine multiple methods of design into a single project –Steps: Start with a ready-to-use video reference design Add a custom object detection and highlighting filter to the video stream Control and configure the filter using an embedded MicroBlaze processor Rebuild the project and test the enhanced video processing design

3 www.ImpulseAccelerated.com Page 3 Video Design Overview DVI DVI In Gamma In 2D FIR Filter Gamma Out DVI Out Xilinx MicroBlaze Processor Xilinx MicroBlaze Processor The MicroBlaze processor will be used to dynamically configure filters Filter control (UART) Processor Local Bus (PLB) Fish Finder Filter Custom C-language filter

4 www.ImpulseAccelerated.com Page 4 Video Starter Kit Hardware

5 www.ImpulseAccelerated.com Page 5 Test the Pass-through Example Using Flash  Setup the Video Components –720p resolution video source TViX player, laptop computer or other DVI/HDMI source –Xilinx Video Starter Kit Spartan 3 Edition used for this workshop –Video monitor Supporting 1280 x 720 resolution  Power Up and test the Video –Start video source (“play”) –Xilinx reference designs will boot from Flash card –Press center push-button to load the DVI pass-through example –Verify video is displayed on monitor

6 www.ImpulseAccelerated.com Page 6 Load Project_2_Passthrough_Completed Xilinx Platform Studio™ Project Information Area Console Window System Assembly View

7 www.ImpulseAccelerated.com Page 7 Test the Pass-Through Example 12

8 www.ImpulseAccelerated.com Page 8 Examining the Impulse C Code The Impulse C-to-FPGA compiler generates parallel FPGA hardware from sequential software… C-language in, HDL out! The compiler also generates hardware interfaces such as DVI for video and PLB for processor I/O Compiler “export” scripts are used to generate auxiliary files as needed by Xilinx ISE Design Suite DVI Generate FPGA hardware Generate hardware interfaces HDL files HDL files FPGA bitmap FPGA bitmap C language software Compile and optimize ISE™ Design Suite

9 www.ImpulseAccelerated.com Page 9 Open the Fish Finder Impulse C Project

10 www.ImpulseAccelerated.com Page 10 Fish Finder C-Code Design Review The Fish Finder algorithm is described using a C-language subroutine with streaming I/O interfaces…

11 www.ImpulseAccelerated.com Page 11 Fish Finder C-Code Design Review Video I/O is described using Impulse C types and functions: Fish Finder Filter

12 www.ImpulseAccelerated.com Page 12 Fish Finder C-Code Design Review DVI streaming video is represented as 27-bit integer data (24-bits of color, vsync, hsync and de): Fish Finder Filter Unpacking a 27-bit video pixel and looking for start-of-frame… Packing and writing a filtered pixel…

13 www.ImpulseAccelerated.com Page 13 Fish Finder C-Code Design Review Loop pipelining and pipeline stage depth are easily specified using two pragmas in the C code… Automatic parallelizing of C statements enables complex, real-time processing of video signals.

14 www.ImpulseAccelerated.com Page 14 Fish Finder C-Code Design Review These C statements create a spotlight effect, using simple geometry to calculate the radius:

15 www.ImpulseAccelerated.com Page 15 Fish Finder Software Simulation Software simulation of a single frame…

16 www.ImpulseAccelerated.com Page 16 Fish Finder Hardware Generation 1.Choose a Platform Support Package (Xilinx DVI Video with PLB) 2.Specify an export directory 3.Generate hardware 4.Export hardware and software

17 www.ImpulseAccelerated.com Page 17 Fish Finder Hardware Optimization Interactive pipeline optimization and analysis helps to quickly converge on the right solution for high-throughput video: The dataflow graph shows how the C- language statements were automatically parallelized by the compiler. The pipelining rate is critical for processing video signals at pixel-rate. A rate of 1 means a perfect video pipeline. Max Unit Delay helps you to understand and control timing and clock rates.

18 www.ImpulseAccelerated.com Page 18 Add Fish Finder Filter to the EDK Project After generating and exporting the hardware from the Impulse environment, we can important into Platform Studio as a pcore:

19 www.ImpulseAccelerated.com Page 19 Connect Fish Finder Filter to PLB and DVI

20 www.ImpulseAccelerated.com Page 20 Connect Clocks and Reset

21 www.ImpulseAccelerated.com Page 21 Generate Addresses Note: addresses generated may be different than shown above

22 www.ImpulseAccelerated.com Page 22 Modify the Software Application We will modify the software application to add in the new Fish Finder menu and add the related filter control code.

23 www.ImpulseAccelerated.com Page 23 Modify the Software Application Remove the leading comment characters (//) This change will enable the new menu feature:

24 www.ImpulseAccelerated.com Page 24 Fish Finder C-Code Design Review Communication between MicroBlaze and Fish Finder is described using Impulse C co_stream API functions: Writing a configuration word from the MicroBlaze application… Polling to read the configuration word in the hardware process…

25 www.ImpulseAccelerated.com Page 25 Add New Sources and Headers

26 www.ImpulseAccelerated.com Page 26 Add New Sources and Headers

27 www.ImpulseAccelerated.com Page 27 Build the Software Application

28 www.ImpulseAccelerated.com Page 28 Test the Fish Finder 12

29 www.ImpulseAccelerated.com Page 29 For Additional Information www.xilinx.com/vsk_s3 www.ImpulseC.com/Tutorials/Xilinx/VSK_S3

Download ppt "Impulse Embedded Processing Video Lab Generate FPGA hardware Generate hardware interfaces HDL files HDL files FPGA bitmap FPGA bitmap C language software."

Similar presentations

Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.

Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Developing Video Applications on Xilinx FPGAs

Developing Video Applications on Xilinx FPGAs
Internal Logic Analyzer Final presentation-part B

Internal Logic Analyzer Final presentation-part B
Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.

Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.
XMC-6VLX EDK. - 2 - XMC-6VLX EDK Xilinx Tools - 3 -

XMC-6VLX EDK XMC-6VLX EDK Xilinx Tools - 3 -
Video Object Tracking and Replacement for Post TV Production LYU0303 Final Year Project Spring 2004.

Video Object Tracking and Replacement for Post TV Production LYU0303 Final Year Project Spring 2004.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.

1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.

Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.

Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
Configurable System-on-Chip: Xilinx EDK

Configurable System-on-Chip: Xilinx EDK
The Xilinx EDK Toolset: Xilinx Platform Studio (XPS) Building a base system platform.

The Xilinx EDK Toolset: Xilinx Platform Studio (XPS) Building a base system platform.
Performance Analysis of Processor Characterization Presentation Performed by : Winter 2005 Alexei Iolin Alexander Faingersh 307724211 Instructor: 306966912.

Performance Analysis of Processor Characterization Presentation Performed by : Winter 2005 Alexei Iolin Alexander Faingersh Instructor:
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.

Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Performance Analysis of Processor Midterm Presentation Performed by : Winter 2005 Alexei Iolin Alexander Faingersh 307724211 Instructor: 306966912 Evgeny.

Performance Analysis of Processor Midterm Presentation Performed by : Winter 2005 Alexei Iolin Alexander Faingersh Instructor: Evgeny.
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.

1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
Device Driver for Generic ASC Module - Project Presentation - By: Yigal Korman Erez Fuchs Instructor: Evgeny Fiksman Sponsored by: High Speed Digital Systems.

Device Driver for Generic ASC Module - Project Presentation - By: Yigal Korman Erez Fuchs Instructor: Evgeny Fiksman Sponsored by: High Speed Digital Systems.
Lab4 Writing Basic Software Applications Lab: MicroBlaze.

Lab4 Writing Basic Software Applications Lab: MicroBlaze.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.

Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
2.07.06 Technion Digital Lab Project Performance evaluation of Virtex-II-Pro embedded solution of Xilinx Students: Tsimerman Igor Firdman Leonid Firdman.

Technion Digital Lab Project Performance evaluation of Virtex-II-Pro embedded solution of Xilinx Students: Tsimerman Igor Firdman Leonid Firdman.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.

Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.

Similar presentations

Ads by Google