Download presentation
Presentation is loading. Please wait.
Published byBertina Patterson Modified over 9 years ago
1
Computers Central Processor Unit
3
Basic Computer System MAIN MEMORY ALUCNTL..... BUS CONTROLLER Processor I/O moduleInterconnections BUS Memory
5
Von Neumann Architecture CPU Fast Memory Slow Storage Binary Program: executed in sequence Computer behavior is determined by stored programs.
6
John Von Neumann and ENIAC
7
Computer Components Processing (CPU) Arithmetic Logic Unit Control Unit Registers Word Clock Instruction sets Interconnection Local bus Peripheral bus Primary Storage RAM/ROM Cache Input/Output Channel Controller Buffers
8
CPU’s
9
CPU Cycle Start FETCHEXECUTE Halt Increment Program Counter FETCHEXECUTE
10
Instruction Format Instruction: Operation Codes Operands Word: set of bits held by registers in the CPU. May contain instructions or data. OP CodeOperands 4 Bits 12 Bits
11
Types of Instructions Chip Instructions = Built-in Machine Instructions – “microcode” = Chip Instructions + ROM Instructions Assembler Instructions =Alphabetic Abbreviations for Machine Instructions
12
ROM Instructions ALUCNTL..... ROM INSTRUCTIONS (BIOS in PCs)
13
RISC and CISC CISC uses fewer processor cycles RISC has fewer instructions, requires more processor cycles How can RISC be faster?
14
Basic Computer System MAIN MEMORY ALUCNTL..... BUS CONTROLLER Processor I/O moduleInterconnections BUS Memory
15
Local and Peripheral Bus
16
Bus Operation Transfer Quantity (word) Address bus Control bus Data bus Speed Clock speed
17
Memory Hierarchy CACHE MAIN MEMORY MAGNETIC DISK | DISK CACHE MAGNETIC TAPE | OPTICAL DISK SPEEDCOST REGISTERS
18
Capacity Units Bit Byte Kilobyte Megabyte Gigabyte Terabyte b B = 8 b KB = 1,000 B MB = 1,000,000 B GB = 1,000,000,000 B TB = 1,000,000,000,000 B
19
Memory Access Method Sequential - tape Direct - floppy or hard disk Random - internal memory Dynamic (DRAM) simple, small, must be refreshed Static (SRAM) no refresh needed
20
Random Access Memory Chips and chip technology
21
Flip Flop Circuit Diagram
22
DASD Access MAIN MEMORY DASD BUFFER CONTROLLER CPU CACHE
24
Representative Times Network speed = megabits per second Disk transfer = megabytes per second Disk access = milliseconds Memory access = nanoseconds Machine cycle = microseconds/nanoseconds
25
DASD (direct access storage device) Read-Write Heads
26
Cylinder/Track/Block Block (Sector)Track Cylinder
27
Data Storage FAT (File Access Tables), Directories and Catalogs Update and Delete Fragmentation and reorganization Blocks, Headers and Interblock Gaps
28
What makes a computer run? Word size Instruction set Bus speed Main memory Secondary storage Buffers and cache
29
IBM 1107 with tape drives
30
Operating Systems PROGRAM HARDWARE OPERATING SYSTEM
31
System Structure Layers Processor Hardware functions: circuits, instruction set, procedures, interrupts Process management: multiprogramming, management of secondary storage, logical addressing External resource management: communication among process, file management, device access and addressing, user support
32
Virtual Memory PAGE NUMBER + OFFSET FRAME NUMBER + OFFSET Page Frames Pages PAGE TABLE PAGE TABLE PAGE TABLE
33
Comparison MVS versions (OS/390) UNIX Windows NT Linux
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.