Presentation is loading. Please wait.

Presentation is loading. Please wait.

Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 1 Spezielle.

Similar presentations


Presentation on theme: "Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 1 Spezielle."— Presentation transcript:

1 Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 1 Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design Differences between FPGA and ASIC René Romann

2 Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Overview Slide 2 1.FPGA vs. ASIC 2.Usage fields 3.Prices 4.Performance differences (on carry-propagate-adders) 5.Summary

3 Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock 1. FPGA vs. ASIC Slide 3 FPGA FPGA consists of Slices Slice contains LUTs AND Registers Slices connected via Interconnection network (wires & switches)

4 Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock 1. FPGA vs. ASIC Slide 4 FPGA FPGA consists of Slices Slice contains LUTs AND Registers Slices connected via Interconnection network (wires & switches) ASIC Contains standard cells Cells operate as logic OR register Cells connected directly via wires (no switching)

5 Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock 2. Usage fields Slide 5 FPGA For testing series Cheaper for small series Can be reprogrammed if faulty logic was loaded ASIC For field production Cheap if built in mass No reprogramming possible Faulty logic  waste

6 Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock 3. Prices Slide 6 FPGA Pricing depends on no. of logic cells and interconnections: 238 Cells:$8.68 [2] Virtex5 with 5,455,872 RAM bits:$1,576.00 [3] Virtex6 with 26,542,080 RAM bits:$23,237.50 [4] Virtex7 [not released yet]: $54,492.65 [5] ASIC Pricing depends on chip size, no. of gates, no. of layers, technology size Masks for chip production on a wafer cost more than $500.000 [6] Additional costs for wafer, process…

7 Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock 4. Performance differences Slide 7 FPGA mostly slower than ASIC due to: Slice/CLB interconnection Slice distribution But: FPGA can contain speed-up resources e.g. Virtex5 – Carry path (compare picture [1])

8 Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock 4. Performance differences – 32bit adders Slide 8 SpeedFPGAASIC Ripple Carry adder251.446 MHz @ 193 LUT/FF-Pairs 269.469 MHz @ 154 LUT/FF-Pairs 750 MHz @ 1621 µm² P Leak = 488.276 nW P dyn = 400.304 µW Carry-Lookahead-adder (4-4-4-4-4-4-4-4) 251.446 MHz @ 195 LUT/FF-Pairs 269.469 MHz @ 166 LUT/FF-Pairs 950.6 MHz @ 1625 µm² P Leak = 399.326 nW P dyn = 508.658 µW Carry-Lookahead-adder (1-2-3-4-5-6-5-3-2-1) 245.278 MHz @ 186 LUT/FF-Pairs 271.739 MHz @ 156 LUT/FF-Pairs 2000 MHz @ 1807 µm² P Leak = 1.226 µW P dyn = 1.137 mW

9 Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock 5. Summary Slide 9 FPGA for testing and small applications ASIC for mass production FPGA mostly slower than ASIC ASICs have less power consumption

10

11 Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Sources Slide I [1]Slice-Pictures from Virtex 5, Virtex 5 User Guide, Xilinx, p. 174ff http://www.xilinx.com/support/documentation/user_guides/ug190.pdf http://www.xilinx.com/support/documentation/user_guides/ug190.pdf [2]Price for single SpartanXL chip XCS05XL-4VQG100C, avnet.com http://avnetexpress.avnet.com/store/em/EMController/FPGA/Xilinx/XCS05XL- 4VQG100C/_/R-1484451/A-1484451/An-0?action=part&catalogId=500201&langId=- 1&storeId=500201&listIndex=-1 http://avnetexpress.avnet.com/store/em/EMController/FPGA/Xilinx/XCS05XL- 4VQG100C/_/R-1484451/A-1484451/An-0?action=part&catalogId=500201&langId=- 1&storeId=500201&listIndex=-1 [3]Price for single FPGA chip – Virtex 5 XC5VFX70T-1FFG1136I, avnet.com http://avnetexpress.avnet.com/store/em/EMController/FPGA/Xilinx/XC5VFX70T- 1FFG1136I/_/R-8245104/A-8245104/An-0?action=part&catalogId=500201&langId=- 1&storeId=500201&listIndex=-1 http://avnetexpress.avnet.com/store/em/EMController/FPGA/Xilinx/XC5VFX70T- 1FFG1136I/_/R-8245104/A-8245104/An-0?action=part&catalogId=500201&langId=- 1&storeId=500201&listIndex=-1 [4]Price for single FPGA chip – Virtex 6 XC6VLX760-L1FF1760I, avnet.com http://avnetexpress.avnet.com/store/em/EMController/FPGA/Xilinx/XC6VLX760- L1FF1760I/_/R-12848106/A-12848106/An- 0?action=part&catalogId=500201&langId=-1&storeId=500201&listIndex=-1 http://avnetexpress.avnet.com/store/em/EMController/FPGA/Xilinx/XC6VLX760- L1FF1760I/_/R-12848106/A-12848106/An- 0?action=part&catalogId=500201&langId=-1&storeId=500201&listIndex=-1 [5]Price for single FPGA chip – Virtex 7 XC7VX1140T-G2FL1933E, avnet.com http://avnetexpress.avnet.com/store/em/EMController/Xilinx/XC7VX1140T- G2FL1933E/_/R-5002609600522/A-5002609600522/An- 0?action=part&catalogId=500201&langId=-1&storeId=500201&listIndex=-1 http://avnetexpress.avnet.com/store/em/EMController/Xilinx/XC7VX1140T- G2FL1933E/_/R-5002609600522/A-5002609600522/An- 0?action=part&catalogId=500201&langId=-1&storeId=500201&listIndex=-1

12 Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Sources Slide II [6]Kosten pro Wafer, Abb. 4.36; Nanotechnologie, Bundesamt für Sicherheit in der Informationstechnik, 2007, https://www.bsi.bund.de/SharedDocs/Downloads/DE/BSI/Publikationen/Studien/Nano technologie/Nanotechnologie_pdf.pdf?__blob=publicationFile https://www.bsi.bund.de/SharedDocs/Downloads/DE/BSI/Publikationen/Studien/Nano technologie/Nanotechnologie_pdf.pdf?__blob=publicationFile


Download ppt "Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 1 Spezielle."

Similar presentations


Ads by Google