Presentation is loading. Please wait.

Presentation is loading. Please wait.

Digital System Design. Intro. VLSI: CMOS inverter.

Published byAdam Ramsey Modified over 9 years ago

Similar presentations

Presentation on theme: "Digital System Design. Intro. VLSI: CMOS inverter."— Presentation transcript:

1 Digital System Design

2 Intro. VLSI: CMOS inverter

3 CMOS inverter: black and white representation

4 A counter layout

5 Rules for design rule checking: basic rules

6 Rules for composition

7 Concept of the State Machine Example: Odd Parity Checker Next State/Output Functions NS = PS xor PI; OUT = PS D FF Implementation T FF Implementation Timing Behavior: Input 1 0 0 1 1 0 1 0 1 1 1 0

8 State Behavior of R-S Latch Truth Table Summary of R-S Latch Behavior

9 Sequential Switching Networks Edge triggered device sample inputs on the event edge 7474 Bubble here for negative edge triggered device Positive edge-triggered flip-flop DQ Clk D-FlipFlop

10 Cascaded Flipflops and Setup/Hold/Propagation Delays Shift Register S,R are preset, preclear New value to first stage while second stage obtains current value of first stage Correct Operation, assuming positive edge triggered FF

11 Design Procedure Excitation Tables: What are the necessary inputs to cause a particular kind of change in state?

12

13

14

Download ppt "Digital System Design. Intro. VLSI: CMOS inverter."

Similar presentations

ENGIN112 L23: Finite State Machine Design Procedure October 27, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 23 Finite State Machine.

ENGIN112 L23: Finite State Machine Design Procedure October 27, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 23 Finite State Machine.
Finite State Machines (FSMs)

Finite State Machines (FSMs)
CS 140 Lecture 10 Sequential Networks: Implementation Professor CK Cheng CSE Dept. UC San Diego 1.

CS 140 Lecture 10 Sequential Networks: Implementation Professor CK Cheng CSE Dept. UC San Diego 1.
11/12/2004EE 42 fall 2004 lecture 311 Lecture #31 Flip-Flops, Clocks, Timing Last lecture: –Finite State Machines This lecture: –Digital circuits with.

11/12/2004EE 42 fall 2004 lecture 311 Lecture #31 Flip-Flops, Clocks, Timing Last lecture: –Finite State Machines This lecture: –Digital circuits with.
Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.

Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.
1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.

1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.
ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.

ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Chapter #6: Sequential Logic Design

Chapter #6: Sequential Logic Design
1 Sequential Systems A combinational system is a system whose outputs depend only upon its current inputs. A sequential system is a system whose outputs.

1 Sequential Systems A combinational system is a system whose outputs depend only upon its current inputs. A sequential system is a system whose outputs.
Latches and Flip-Flops Discussion D8.1 Section 13-9.

Latches and Flip-Flops Discussion D8.1 Section 13-9.
Page 1 Sequential Logic Basic Binary Memory Elements.

Page 1 Sequential Logic Basic Binary Memory Elements.
Circuits require memory to store intermediate data

Circuits require memory to store intermediate data
EKT 124 / 3 DIGITAL ELEKTRONIC 1

EKT 124 / 3 DIGITAL ELEKTRONIC 1
Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.
1 Sequential logic networks I. Motivation & Examples  Output depends on current input and past history of inputs.  “State” embodies all the information.

1 Sequential logic networks I. Motivation & Examples  Output depends on current input and past history of inputs.  “State” embodies all the information.
CSE 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego 1.

CSE 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego 1.
2-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL 62901 Fundamentals of Digital.

2-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL Fundamentals of Digital.
CS 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego.

CS 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego.
Lecture 9 Memory Elements and Clocking

Lecture 9 Memory Elements and Clocking
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

Similar presentations

Ads by Google