Presentation is loading. Please wait.

Presentation is loading. Please wait.

Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.

Published byHugh Hawkins Modified over 9 years ago

Similar presentations

Presentation on theme: "Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson."— Presentation transcript:

1 Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson

2 MOSFET History Structure Future Review Threshold Voltage
I-V Characteristics Modifications to I-V: Depletion layer correction (Sup. 3) Mobility, Vsat Short Channel Effects Channel Length Modulation Channel Quantum Effects MOSFET Scaling and Current Topics (Literature + Sup. 3) Subthreshold Behavior Damage and Temperature (Sup. 3) Spice (Sup. 3) HFET, MESFET, JFET, DRAM, CCD (Some in Sup. 3)

3 MOSFET History (Very Short!)
First Patents: 1935 Variable Capacitor Proposed: 1959 Silicon MOS: 1960 Clean PMOS, NMOS: Late 1960s, big growth! CCDs: 1970s, Bell Labs Switch to CMOS: 1980s

4 Structure: n-channel MOSFET (NMOS)
p n+ metal L W source S gate: metal or heavily doped poly-Si G drain D body B oxide (bulk or substrate) IG=0 ID=IS y IS x

5 MOSFET Future (One Part of)
International Technology Roadmap for Semiconductors, 2008 update. Look at size, manufacturing technique.

6

7

8 From Intel

9 Structure: n-channel MOSFET (NMOS)
p n+ metal L W source S gate: metal or heavily doped poly-Si G drain D body B oxide (bulk or substrate) IG=0 ID=IS y IS x

10

11 MOSFET Scaling ECE G201

12 Gate prevents “top” gate Fin (30nm) BOX

13 Circuit Symbol (NMOS) enhancement-type: no channel at zero gate voltage
D S B (IB=0, should be reverse biased) ID= IS IG= 0 G-Gate D-Drain S-Source B-Substrate or Body IS

14

15 Structure: n-channel MOSFET (NMOS)
p n+ metal L W source S gate: metal or heavily doped poly-Si G drain D body B oxide (bulk or substrate) IG=0 ID=IS y IS x

16 Energy bands (“flat band” condition; not equilibrium) (equilibrium)

17 Flatbands! For this choice of materials, VGS<0 n+pn+ structure  ID ~ 0
W source S gate G drain D body B oxide + - VD=Vs

18 Flatbands < VGS < VT (Includes VGS=0 here)
Flatbands < VGS < VT (Includes VGS=0 here). n+-depletion-n+ structure  ID ~ 0 p n+ n++ L W source S gate G drain D body B oxide + - VD=Vs +++

19 VGS > VT n+-n-n+ structure  inversion
p n+ n++ L W source S gate G drain D body B oxide + - +++ VD=Vs

20 to uncovered acceptor ions
Channel Charge (Qch) VGS>VT Depletion region charge (QB) is due to uncovered acceptor ions Qch

21 p n+ n++ L W (x) Ec(y) with VDS=0

22 Increasing VGS decreases EB
EF ~ EC y L

23 Triode Region A voltage-controlled resistor @small VDS
p n+ metal S D B oxide + - +++ VGS1>Vt ID increasing VGS B S - + D +++ VGS2>VGS1 +++ +++ metal G oxide p n+ n+ VDS cut-off B S + D 0.1 v - +++ VGS3>VGS2 +++ +++ Increasing VGS puts more charge in the channel, allowing more drain current to flow +++ metal oxide p n+ n+

24 Saturation Region occurs at large VDS
As the drain voltage increases, the difference in voltage between the drain and the gate becomes smaller. At some point, the difference is too small to maintain the channel near the drain  pinch-off p n+ metal source S gate G drain D body B oxide + - +++ VDS large

25 Saturation Region occurs at large VDS
The saturation region is when the MOSFET experiences pinch-off. Pinch-off occurs when VG - VD is less than VT. p n+ metal source S gate G drain D body B oxide + - +++ VDS large

26 Saturation Region occurs at large VDS
VGS - VDS < VT or VGD < VDS > VGS - VT VT p n+ metal source S gate G drain D body B oxide + - +++ VD>>Vs

27 Saturation Region once pinch-off occurs, there is no further increase in drain current
ID triode VDS>VGS-VT increasing VGS VDS<VGS-VT VDS 0.1 v

28 Band diagram of triode and saturation

29 Simplified MOSFET I-V Equations
Cut-off: VGS< VT ID = IS = 0 Triode: VGS>VT and VDS < VGS-VT ID = kn’(W/L)[(VGS-VT)VDS - 1/2VDS2] Saturation: VGS>VT and VDS > VGS-VT ID = 1/2kn’(W/L)(VGS-VT)2 where kn’= (electron mobility)x(gate capacitance) = mn(eox/tox) …electron velocity = mnE and VT depends on the doping concentration and gate material used (…more details later)

30 Energy bands (“flat band” condition; not equilibrium) (equilibrium)

31

32 to uncovered acceptor ions
Channel Charge (Qch) VGS>VT Depletion region charge (QB) is due to uncovered acceptor ions Qch

33

34

35 Threshold Voltage Definition
VGS = VT when the carrier concentration in the channel is equal to the carrier concentration in the bulk silicon. Mathematically, this occurs when fs=2ff , where fs is called the surface potential

Download ppt "Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson."

Similar presentations

Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.

Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
ECA1212 Introduction to Electrical & Electronics Engineering Chapter 6: Field Effect Transistor by Muhazam Mustapha, October 2011.

ECA1212 Introduction to Electrical & Electronics Engineering Chapter 6: Field Effect Transistor by Muhazam Mustapha, October 2011.
Physical structure of a n-channel device:

Physical structure of a n-channel device:
MODULE SYSTEM LOGIC GATE CIRCUIT DQ CMOS Inverter ASIC Full-Custom Semi-Custom Programmable FPGA PLD Cell-Based Gate Arrays General Purpose DRAM & SRAM.

MODULE SYSTEM LOGIC GATE CIRCUIT DQ CMOS Inverter ASIC Full-Custom Semi-Custom Programmable FPGA PLD Cell-Based Gate Arrays General Purpose DRAM & SRAM.
Metal-Oxide-Semiconductor Fields Effect Transistors (MOSFETs) From Prof. J. Hopwood.

Metal-Oxide-Semiconductor Fields Effect Transistors (MOSFETs) From Prof. J. Hopwood.
University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.

University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.
Chapter 6 The Field Effect Transistor

Chapter 6 The Field Effect Transistor
Lecture 11: MOS Transistor

Lecture 11: MOS Transistor
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.

10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
CMOS Digital Integrated Circuits

CMOS Digital Integrated Circuits
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)

Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture #16 OUTLINE Diode analysis and applications continued

Lecture #16 OUTLINE Diode analysis and applications continued
Outline Introduction – “Is there a limit?”

Outline Introduction – “Is there a limit?”
The metal-oxide field-effect transistor (MOSFET)

The metal-oxide field-effect transistor (MOSFET)
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.
Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC

Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.

Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.

Similar presentations

Ads by Google