Presentation is loading. Please wait.

Presentation is loading. Please wait.

CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 1 Full Bit-Vector Protocol Visualization P1 Cache Main Memory Dir Ctrl DataState Sharers Interconnection.

Published byTrevor Jennings Modified over 9 years ago

Similar presentations

Presentation on theme: "CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 1 Full Bit-Vector Protocol Visualization P1 Cache Main Memory Dir Ctrl DataState Sharers Interconnection."— Presentation transcript:

1 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 1 Full Bit-Vector Protocol Visualization P1 Cache Main Memory Dir Ctrl DataState Sharers Interconnection Network P3 Dir Ctrl P2 Dir Ctrl

2 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 2 Full Bit-Vector Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=1 Dir Ctrl U 000

3 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 3 Full Bit-Vector Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=1 Dir Ctrl rd &X X = 1E EM 100 U 000

4 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 4 Full Bit-Vector Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=1 Dir Ctrl wr &X X=2 X = 1E EM 100 X=2 M

5 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 5 Full Bit-Vector Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=1 Dir Ctrl X = 2M EM 100 Rd &X Read WB+Int S Flush S 101 X = 2S

6 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 6 Full Bit-Vector Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=2 Dir Ctrl X = 2S S 101 Wr &X X = 3 Upgr Inv I EM 001 X = 2S X=3 M InvAck ReplyID

7 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 7 Full Bit-Vector Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=2 Dir Ctrl X = 2I EM 001 X = 3M rd &X WB+Int Flush S S 101 X=3 S

8 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 8 Full Bit-Vector Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=3 Dir Ctrl X = 3S S 101 X = 3S rd &X

9 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 9 Full Bit-Vector Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=3 Dir Ctrl X = 3S S 101 X = 3S rd &X Read ReplyD 111 X = 3S

10 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 10 SSCI Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=1 Dir Ctrl U 0 StatePrevNext Cache Memory Head

11 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 11 SSCI Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=1 Dir Ctrl U0 rd &X EM 1 X=1 E 0 0 Read ReplyD

12 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 12 SSCI Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=1 Dir Ctrl EM1 wr &X X=2 X=1 E 0 0 X=2 M

13 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 13 SSCI Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=1 Dir Ctrl EM1 X=2 M 0 0 rd &X S 3 Read ReplyID WB+Int+UpdPtr S 0 1 S 3 0 Flush X=2

14 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 14 SSCI Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=2 Dir Ctrl S3 X=2 S 3 0S 0 1X=2 wr &X X=3 Inv Upgr EM I InvAck X=3 M 0 0

15 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 15 SSCI Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=2 Dir Ctrl EM3 X=2 I 3 0M 0 0X=3 rd &X Read ReplyID S 1 0 3 WB+Int+UpdPtr S 1 0 Flush X=3 S X=3

16 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 16 SSCI Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=3 Dir Ctrl S1 X=3 S 0 3S 1 0X=3 Rd &X

17 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 17 SSCI Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=3 Dir Ctrl S1 X=3 S 0 3S 1 0X=3 Rd &X Read ReplyD/ID X=3 S 0 1 2 UpdPtr 2

18 CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 18 SSCI Protocol Visualization P1 Dir Ctrl Interconnection Network P3 Dir Ctrl P2 X=3 Dir Ctrl S2 X=3 S 2 3S 1 0X=3 X=3 S 0 1

Download ppt "CSC/ECE 506 – Copyright © 2002-2006 Yan Solihin 1 Full Bit-Vector Protocol Visualization P1 Cache Main Memory Dir Ctrl DataState Sharers Interconnection."

Similar presentations

Lucía G. Menezo Valentín Puente José Ángel Gregorio University of Cantabria (Spain) MOSAIC :

Lucía G. Menezo Valentín Puente José Ángel Gregorio University of Cantabria (Spain) MOSAIC :
1 Lecture 6: Directory Protocols Topics: directory-based cache coherence implementations (wrap-up of SGI Origin and Sequent NUMA case study)

1 Lecture 6: Directory Protocols Topics: directory-based cache coherence implementations (wrap-up of SGI Origin and Sequent NUMA case study)
4/16/2013 CS152, Spring 2013 CS 152 Computer Architecture and Engineering Lecture 19: Directory-Based Cache Protocols Krste Asanovic Electrical Engineering.

4/16/2013 CS152, Spring 2013 CS 152 Computer Architecture and Engineering Lecture 19: Directory-Based Cache Protocols Krste Asanovic Electrical Engineering.
1 Lecture 4: Directory Protocols Topics: directory-based cache coherence implementations.

1 Lecture 4: Directory Protocols Topics: directory-based cache coherence implementations.
A Case for Tamper-Resistant and Tamper-Evident Computer Systems Yan Solihin Center for Efficient, Secure and Reliable Computing (CESR)

A Case for Tamper-Resistant and Tamper-Evident Computer Systems Yan Solihin Center for Efficient, Secure and Reliable Computing (CESR)
June 9, 2007 Animation of Important Concepts in Parallel Computer Architecture Gambhir, Gehringer & Solihin Animation of Important Concepts in Parallel.

June 9, 2007 Animation of Important Concepts in Parallel Computer Architecture Gambhir, Gehringer & Solihin Animation of Important Concepts in Parallel.
1 Lecture 20: Coherence protocols Topics: snooping and directory-based coherence protocols (Sections 4.1-4.3)

1 Lecture 20: Coherence protocols Topics: snooping and directory-based coherence protocols (Sections )
1 Lecture 1: Introduction Course organization:  4 lectures on cache coherence and consistency  2 lectures on transactional memory  2 lectures on interconnection.

1 Lecture 1: Introduction Course organization:  4 lectures on cache coherence and consistency  2 lectures on transactional memory  2 lectures on interconnection.
Faculty of Computer Science © 2006 CMPUT 229 Buses and Memories And Adders.

Faculty of Computer Science © 2006 CMPUT 229 Buses and Memories And Adders.
Special Course on Computer Architecture

Special Course on Computer Architecture
ECE669 L18: Scalable Parallel Caches April 6, 2004 ECE 669 Parallel Computer Architecture Lecture 18 Scalable Parallel Caches.

ECE669 L18: Scalable Parallel Caches April 6, 2004 ECE 669 Parallel Computer Architecture Lecture 18 Scalable Parallel Caches.
Chapter 7 Multimedia Networking. Copyright © 2005 Pearson Addison-Wesley. All rights reserved. 7-2.

Chapter 7 Multimedia Networking. Copyright © 2005 Pearson Addison-Wesley. All rights reserved. 7-2.
Parallel Computer Architecture: Essentials for Both Computer Scientists and Engineers Edward F. Gehringer †* Yan.

Parallel Computer Architecture: Essentials for Both Computer Scientists and Engineers Edward F. Gehringer †* Yan.
1 Cache coherence CEG 4131 Computer Architecture III Slides developed by Dr. Hesham El-Rewini Copyright Hesham El-Rewini.

1 Cache coherence CEG 4131 Computer Architecture III Slides developed by Dr. Hesham El-Rewini Copyright Hesham El-Rewini.
CS492B Analysis of Concurrent Programs Coherence Jaehyuk Huh Computer Science, KAIST Part of slides are based on CS:App from CMU.

CS492B Analysis of Concurrent Programs Coherence Jaehyuk Huh Computer Science, KAIST Part of slides are based on CS:App from CMU.
Open Systems Interconnection Model (OSI model). The Open Systems Interconnect Model.

Open Systems Interconnection Model (OSI model). The Open Systems Interconnect Model.
In-network cache coherence MICRO’2006 Noel Eisley et.al, Princeton Univ. Presented by PAK, EUNJI.

In-network cache coherence MICRO’2006 Noel Eisley et.al, Princeton Univ. Presented by PAK, EUNJI.
Virtual Hierarchies to Support Server Consolidation Mike Marty Mark Hill University of Wisconsin-Madison ISCA 2007.

Virtual Hierarchies to Support Server Consolidation Mike Marty Mark Hill University of Wisconsin-Madison ISCA 2007.
CS 4396 Computer Networks Lab Router Architectures.

CS 4396 Computer Networks Lab Router Architectures.
Graduate Computer Architecture I Lecture 11: Distribute Memory Multiprocessors.

Graduate Computer Architecture I Lecture 11: Distribute Memory Multiprocessors.

Similar presentations

Ads by Google