Presentation is loading. Please wait.

Presentation is loading. Please wait.

State of the art in FPGA technology Jecel Assumpção Jr LCR - ICMC - USP São Carlos Jecel Assumpção Jr LCR - ICMC - USP São Carlos.

Published byTobias Gordon Modified over 9 years ago

Similar presentations

Presentation on theme: "State of the art in FPGA technology Jecel Assumpção Jr LCR - ICMC - USP São Carlos Jecel Assumpção Jr LCR - ICMC - USP São Carlos."— Presentation transcript:

1 State of the art in FPGA technology Jecel Assumpção Jr LCR - ICMC - USP São Carlos Jecel Assumpção Jr LCR - ICMC - USP São Carlos

2 topics Xilinx vs Altera Bit players Rookies Alternatives Xilinx vs Altera Bit players Rookies Alternatives

3 Xilinx vs Altera First FPGA (1985) Sells US$1.7B/year First FPGA (1985) Sells US$1.7B/year First reprogrammable logic device (1984) First CPLD (1988) Sells US$1.2B/year

4 Xilinx vs Altera High End = Virtex 1998 1999 E 2000 II 2002 II Pro 2004 4 LX/SX/FX 2006 5 LX/LXT/SXT 2008 5 FXT/TXT 2009 6 High End = Virtex 1998 1999 E 2000 II 2002 II Pro 2004 4 LX/SX/FX 2006 5 LX/LXT/SXT 2008 5 FXT/TXT 2009 6 High End = Stratix 2002 2003 GX 2004 II 2005 II GX 2006 III 2008 IV E 2008 IV GX

5 Xilinx vs Altera Low End = Spartan 1998 1999 II 2001 IIE 2003 3 2005 3E 2006 3A 2007 3AN/3A-DSP 2009 6 Low End = Spartan 1998 1999 II 2001 IIE 2003 3 2005 3E 2006 3A 2007 3AN/3A-DSP 2009 6 Low End = Cyclone 2003 2004 II 2007 III 2009 IV

6 Xilinx vs Altera Virtex 6Stratix IV technology40nm Logic cells75K to 588K72K to 803K Block RAM6M to 33M7M to 33M DSP288 to 864384 to 1024 TranceiversUp to 48+24Up to 48 I/O380 to 720372 to 920 speed600MHz

7 Bit player: Lattice ECP3 - lowest cost FPGA with SERDES XP2 - 90nm Flash Also ECP2, ECP2M and SC ECP3 - lowest cost FPGA with SERDES XP2 - 90nm Flash Also ECP2, ECP2M and SC

8 Bit player: Actel Igloo and ProASIC3 - low power SmartFusion and Fusion - mixed signal RTAX, RTProASIC3 and RTSX - radiation tolerance Axcelerator, SX-A, eX and MX - antifuse Igloo and ProASIC3 - low power SmartFusion and Fusion - mixed signal RTAX, RTProASIC3 and RTSX - radiation tolerance Axcelerator, SX-A, eX and MX - antifuse

9 Bit player: QuickLogic Customer Specific Standard Products (CSSPs)

10 Bit player: Atmel Legacy devices - AT6000 AT40KAL + AVR8 = FPSLIC (Field Programmable System Level Integrated Circuits) Legacy devices - AT6000 AT40KAL + AVR8 = FPSLIC (Field Programmable System Level Integrated Circuits)

11 Edinburgh 1985 to 1988 - three generations of CAL up to CAL256 1989 - Algotronix formed, CAL1024 1993 - bought by Xilinx: XC6200 Very popular for research, but not commercially 1985 to 1988 - three generations of CAL up to CAL256 1989 - Algotronix formed, CAL1024 1993 - bought by Xilinx: XC6200 Very popular for research, but not commercially

12 Imperial College

13 Rookie: Silicon Blue Classic architecture Low power Low cost Internal Flash Classic architecture Low power Low cost Internal Flash

14 Rookie: Achronix 1.5GHz picoPIPE assynchronous internal architecture SERDES DDR3 controllers 1.5GHz picoPIPE assynchronous internal architecture SERDES DDR3 controllers

15 Rookie: Tabula 1.6GHz with 8 multiplexed designs 48 SERDES 5.5MB RAM 220K to 630K logic cells 1.6GHz with 8 multiplexed designs 48 SERDES 5.5MB RAM 220K to 630K logic cells

16 Rookie: Tier Logic

17 Alternative: eASIC Standard Cell ASIC-like unit cost, power consumption performance and density Low up-front development cost Simple, FPGA-like design flow Device turnaround in only 4-6 weeks Standard Cell ASIC-like unit cost, power consumption performance and density Low up-front development cost Simple, FPGA-like design flow Device turnaround in only 4-6 weeks

18 Alternative: Stretch Inc

19 Alternative: Trips

20 Alternative: Xmos

21 Alternative: MathStar

22 Alternative: Tilera

23 Alternative: Stream Processors Inc

24 Thanks!

25 references http://www.xilinx.com/ http://www.altera.com/ http://lms.nthu.edu.tw/sys/read_attach.php?i d=17968http://lms.nthu.edu.tw/sys/read_attach.php?i d=17968 http://ce.et.tudelft.nl/FPL/trimbergerFPL2007. pdfhttp://ce.et.tudelft.nl/FPL/trimbergerFPL2007. pdf http://www.fpga- guide.com/overview_frame.htmlhttp://www.fpga- guide.com/overview_frame.html http://www.xilinx.com/ http://www.altera.com/ http://lms.nthu.edu.tw/sys/read_attach.php?i d=17968http://lms.nthu.edu.tw/sys/read_attach.php?i d=17968 http://ce.et.tudelft.nl/FPL/trimbergerFPL2007. pdfhttp://ce.et.tudelft.nl/FPL/trimbergerFPL2007. pdf http://www.fpga- guide.com/overview_frame.htmlhttp://www.fpga- guide.com/overview_frame.html

26 references http://www.latticesemi.com/ http://www.actel.com/ http://www.quicklogic.com/ http://www.atmel.com/ http://www.algotronix.com/people/tom/albu m.htmlhttp://www.algotronix.com/people/tom/albu m.html http://www.doc.ic.ac.uk/~ipage/papers/cam9 5.pdfhttp://www.doc.ic.ac.uk/~ipage/papers/cam9 5.pdf http://www.latticesemi.com/ http://www.actel.com/ http://www.quicklogic.com/ http://www.atmel.com/ http://www.algotronix.com/people/tom/albu m.htmlhttp://www.algotronix.com/people/tom/albu m.html http://www.doc.ic.ac.uk/~ipage/papers/cam9 5.pdfhttp://www.doc.ic.ac.uk/~ipage/papers/cam9 5.pdf

27 references http://www.siliconbluetech.com/ http://www.achronix.com/ http://www.tabula.com/ http://www.tierlogic.com/ http://www.siliconbluetech.com/ http://www.achronix.com/ http://www.tabula.com/ http://www.tierlogic.com/

28 references http://www.easic.com/ http://www.stretchinc.com/ http://userweb.cs.utexas.edu/~trips/ http://www.xmos.com/ http://www.mathstar.com/ http://www.tilera.com/ http://www.streamprocessors.com/ http://www.easic.com/ http://www.stretchinc.com/ http://userweb.cs.utexas.edu/~trips/ http://www.xmos.com/ http://www.mathstar.com/ http://www.tilera.com/ http://www.streamprocessors.com/

Download ppt "State of the art in FPGA technology Jecel Assumpção Jr LCR - ICMC - USP São Carlos Jecel Assumpção Jr LCR - ICMC - USP São Carlos."

Similar presentations

Lecture 11-1 FPGA We have finished combinational circuits, and learned registers. Now are ready to see the inside of an FPGA.

Lecture 11-1 FPGA We have finished combinational circuits, and learned registers. Now are ready to see the inside of an FPGA.
ECE 506 Reconfigurable Computing ece. arizona

ECE 506 Reconfigurable Computing ece. arizona
Discussion of: “Terrestrial-based Radiation Upsets: A Cautionary Tale” CprE 583 Tony Kuker 12/06/05.

Discussion of: “Terrestrial-based Radiation Upsets: A Cautionary Tale” CprE 583 Tony Kuker 12/06/05.
Lecture 7 FPGA technology. 2 Implementation Platform Comparison.

Lecture 7 FPGA technology. 2 Implementation Platform Comparison.
1 Reconfigurable Hardware Thomas Polzer 0325077. 2 Overview Definition Definition Methods Methods Devices Devices Applications Applications Problems Problems.

1 Reconfigurable Hardware Thomas Polzer Overview Definition Definition Methods Methods Devices Devices Applications Applications Problems Problems.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL Overview of Modern FPGAs ECE 448 Lecture 14.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL Overview of Modern FPGAs ECE 448 Lecture 14.
Implementing Logic Gates and Circuits Discussion D5.1.

Implementing Logic Gates and Circuits Discussion D5.1.
09/06/2015T. Evartson1

09/06/2015T. Evartson1
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.

UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL Overview of Modern FPGAs ECE 448 Lecture 14.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL Overview of Modern FPGAs ECE 448 Lecture 14.
An Introduction to FPGA and SOPC Development Board Yong Wang.

An Introduction to FPGA and SOPC Development Board Yong Wang.
Software Defined Radio on Field Programmable Gate Array Karel L STERCKX Shinawatra University, Thailand.

Software Defined Radio on Field Programmable Gate Array Karel L STERCKX Shinawatra University, Thailand.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.

Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
Introduction to FPGA and DSPs Joe College, Chris Doyle, Ann Marie Rynning.

Introduction to FPGA and DSPs Joe College, Chris Doyle, Ann Marie Rynning.
Uli Schäfer 1 FPGAs for high performance – high density applications Intro Requirements of future trigger systems Features of recent FPGA families 9U *

Uli Schäfer 1 FPGAs for high performance – high density applications Intro Requirements of future trigger systems Features of recent FPGA families 9U *
Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.
Future FPGA Development Duane McDonald Digital Electronics 3.

Future FPGA Development Duane McDonald Digital Electronics 3.
DSD Presentation Introduction of Actel FPGA. page 22015/9/11 Presentation Outline  Overview  Actel FPGA Characteristic  Actel FPGA Architecture  Actel.

DSD Presentation Introduction of Actel FPGA. page 22015/9/11 Presentation Outline  Overview  Actel FPGA Characteristic  Actel FPGA Architecture  Actel.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,

1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,

Similar presentations

Ads by Google