1. Proposal for Emerging Logic Device workshop 2012 George Bourianoff, Intel December 4, 2011 Washington DC

2. Background ITRS rewritten on a 2 year cycle –Information gathering workshops and chapter writing done on alternate years –2012 will be devoted to workshops –Previous Emerging Logic Workshop was held in Seville, Spain in 2010 –It was organized as a topical meeting associated with ESSDERC

3. Proposal Organize the meeting in conjunction with the 2012 ESSDERC meeting – Bordeaux, France, Sept ?? 2012 Seek funding from NSF to help defray costs

4. Meeting objectives Review significant new research trends and results Review regional benchmarking results and highlight differences Discuss 2011 ERD Logic Table structure and en tries Discuss potential writing assignments