Presentation is loading. Please wait.

Presentation is loading. Please wait.

Ashley Brinker Karen Joseph Mehdi Kabir ECE 6332 – VLSI Fall 2010.

Published byAmberlynn Walton Modified over 9 years ago

Similar presentations

Presentation on theme: "Ashley Brinker Karen Joseph Mehdi Kabir ECE 6332 – VLSI Fall 2010."— Presentation transcript:

1 Ashley Brinker Karen Joseph Mehdi Kabir ECE 6332 – VLSI Fall 2010

2 Motivation & Approach Input Vector Control MTCMOS 16-bit Adder Results Conclusion Outline

3 Idle Leakage Current Gate LeakageSubthreshold Leakage MOSFET gate cannot completely turn off the drain-source current in transistor. Due to various factors such as weak inversion, carrier concentration gradients, and thermal effects. Current through the transistor caused by band-to-band tunneling of carriers through the gate. Occurs when there is a large V GS or V DG bias. 0 1 0 0 0 1 0 1 1 1 0 0

4 Motivation As transistors are scaled down, gate leakage becomes a larger proportion of the total leakage. Using subthreshold reduction techniques can sometimes lead to an increase in gate leakage or vice versa. In many cases, better leakage reductions can be achieved by optimizing gate leakage current first.

5 Methodology First tried to optimize circuit using input vector control. Heurisitic for determining an optimal input vector for arbitrary circuit. Looked at MTCMOS as a method of reducing subthreshold leakage and gate leakage. Analyzed tradeoffs between leakage reduction and delay. Applied it to a complex circuit: 16-bit ripple carry adder.

6 Leakage Minimization: Input Vector Control Leakage current is data dependent. Input vector control chooses the best input that minimizes the total leakage. As process size is decreased, gate leakage becomes a more significant portion of the total leakage. 130nm NAND3 gate 32nm NAND3 gate

7 Optimum Input Vector Finding the optimum input vector for an arbitrary circuit is a NP- complete problem. Possible Solution: Use exhaustive search to find best vector. Not useful for circuits with large number of inputs. Near-optimal Solution: For large circuits using a Monte Carlo search or genetic algorithms can yield input vectors which are better than average. Near-optimal Solution: Use a type of greedy search heuristic to find the input vector which minimizes a cost function.

8 Optimum Input Vector Heuristic Outline 1 Generate a node controllability list for each node in circuit. 2 Find the best case input for each gate in circuit based on total leakage and node controllability. 3 Determine conflicting and dominating cells. 4 Use a cost function which penalizes gates not in best case input or ones which force conflicts and rewards gates which dominate the most of the other cells. 5 Choose gate with the minimum cost function and satisfy its best case input. Repeat process until all input vectors are set to a value. 2-input XOR gate

9 Optimum Input Vector: Example

10 Optimum Input Vector: Full Adder Process SizeOptimal InputMean Leakage Reduction 130 nmA=0000 0000 0000 0000 B=0000 0000 0000 0000 Cin=0 17.6% 32 nmA=0000 0000 0000 0000 B=1010 1010 1010 1010 Cin=1 28.3%

11 MTCMOS Input Vector = 111 SLP = 1 VDD = 1.0 V High VT - from.4 to.95 (in.5 intervals) Low VT - default (0.4) SLP ____

12

13

14

15

16 Current x (Delay) 2

17 Optimal VT

18 Optimizing Total Leakage: Gate Replacement Minimize gate leakage by using input vector control to choose the optimal inputs. The total leakage is usually concentrated in a few of the gates. Replace those gates with MTCMOS to further reduce the subthreshold leakage in those gates. 9.4nA 3.4nA 2.5nA 18.9nA 5.7nA 3.4nA 2.5nA 5.7nA 6.6nA 12.7nA

19 Optimizing Total Leakage: Results Process Size Optimal InputMean Leakage Reduction (MTCMOS) Mean Delay Increase 130 nm A=0000 0000 0000 0000 B=0000 0000 0000 0000 Cin=0 17.6%28.9%3.2% 90 nm A=0000 0000 0000 0000 B=0000 0000 0000 0000 Cin=0 19.4%30.4%3.4% 65 nm A=0000 0000 0000 0000 B=0000 0000 0000 0000 Cin=0 21.5%33.9%3.4% 45 nm A=0000 0000 0000 0000 B=1010 1010 1010 1010 Cin=1 25.3%41.8%4.7% 32 nm A=0000 0000 0000 0000 B=1010 1010 1010 1010 Cin=1 28.3%45.2%5.6%

20 Conclusions Gate leakage plays a significant role in leakage current as the technology size is scaled down and it must be taken into account when using leakage reduction techniques. Input vector control along with the use of stacking and threshold voltage control can be used effectively to reduce both subthreshold and gate leakage current. Heuristics can be extended to arbitrary circuits to optimize the total leakage current. Further work can be done on sizing the transistors to improve leakage current.

21 Questions?

Download ppt "Ashley Brinker Karen Joseph Mehdi Kabir ECE 6332 – VLSI Fall 2010."

Similar presentations

Feb. 17, 2011 Midterm overview Real life examples of built chips

Feb. 17, 2011 Midterm overview Real life examples of built chips
Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique Mohab Anis, Shawki Areibi *, Mohamed Mahmoud.

Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique Mohab Anis, Shawki Areibi *, Mohamed Mahmoud.
Managing Static (Leakage) Power S. Kaxiras, M Martonosi, “Computer Architecture Techniques for Power Effecience”, Chapter 5.

Managing Static (Leakage) Power S. Kaxiras, M Martonosi, “Computer Architecture Techniques for Power Effecience”, Chapter 5.
Keeping Hot Chips Cool Ruchir Puri, Leon Stok, Subhrajit Bhattacharya IBM T.J. Watson Research Center Yorktown Heights, NY Circuits R-US.

Keeping Hot Chips Cool Ruchir Puri, Leon Stok, Subhrajit Bhattacharya IBM T.J. Watson Research Center Yorktown Heights, NY Circuits R-US.
Leakage and Dynamic Glitch Power Minimization Using MIP for V th Assignment and Path Balancing Yuanlin Lu and Vishwani D. Agrawal Auburn University ECE.

Leakage and Dynamic Glitch Power Minimization Using MIP for V th Assignment and Path Balancing Yuanlin Lu and Vishwani D. Agrawal Auburn University ECE.
Dynamic Voltage Scaling Using Both Headers and Footers Kyle Craig and Roy Matthews ECE 632.

Dynamic Voltage Scaling Using Both Headers and Footers Kyle Craig and Roy Matthews ECE 632.
Leakage-Biased Domino Circuits for Dynamic Fine- Grain Leakage Reduction Seongmoo Heo and Krste Asanović Massachusetts Institute of Technology Lab for.

Leakage-Biased Domino Circuits for Dynamic Fine- Grain Leakage Reduction Seongmoo Heo and Krste Asanović Massachusetts Institute of Technology Lab for.
Statistical Full-Chip Leakage Analysis Considering Junction Tunneling Leakage Tao Li Zhiping Yu Institute of Microelectronics Tsinghua University.

Statistical Full-Chip Leakage Analysis Considering Junction Tunneling Leakage Tao Li Zhiping Yu Institute of Microelectronics Tsinghua University.
Yuanlin Lu Intel Corporation, Folsom, CA 95630 Vishwani D. Agrawal

Yuanlin Lu Intel Corporation, Folsom, CA Vishwani D. Agrawal
CMOS Circuit Design for Minimum Dynamic Power and Highest Speed Tezaswi Raja, Dept. of ECE, Rutgers University Vishwani D. Agrawal, Dept. of ECE, Auburn.

CMOS Circuit Design for Minimum Dynamic Power and Highest Speed Tezaswi Raja, Dept. of ECE, Rutgers University Vishwani D. Agrawal, Dept. of ECE, Auburn.
Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
8/29/06 and 8/31/06 ELEC5270-001/6270-001 Lecture 3 1 ELEC 5270-001/6270-001 (Fall 2006) Low-Power Design of Electronic Circuits (ELEC 5970/6970) Low Voltage.

8/29/06 and 8/31/06 ELEC / Lecture 3 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (ELEC 5970/6970) Low Voltage.
9/01/05ELEC5970-001/6970-001 Lecture 41 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

9/01/05ELEC / Lecture 41 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
A Self-adjusting Scheme to Determine Optimum RBB by Monitoring Leakage Currents Nikhil Jayakumar* Sandeep Dhar $ Sunil P. Khatri* $ National Semiconductor,

A Self-adjusting Scheme to Determine Optimum RBB by Monitoring Leakage Currents Nikhil Jayakumar* Sandeep Dhar $ Sunil P. Khatri* $ National Semiconductor,
An Algorithm to Minimize Leakage through Simultaneous Input Vector Control and Circuit Modification Nikhil Jayakumar Sunil P. Khatri Presented by Ayodeji.

An Algorithm to Minimize Leakage through Simultaneous Input Vector Control and Circuit Modification Nikhil Jayakumar Sunil P. Khatri Presented by Ayodeji.
Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 5 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Low Voltage Low-Power Devices Vishwani.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 5 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Low Voltage Low-Power Devices Vishwani.
Device Sizing Techniques for High Yield Minimum-Energy Subthreshold Circuits Dan Holcomb and Mervin John University of California, Berkeley EE241 Spring.

Device Sizing Techniques for High Yield Minimum-Energy Subthreshold Circuits Dan Holcomb and Mervin John University of California, Berkeley EE241 Spring.
EECS Department, Northwestern University, Evanston Thermal-Induced Leakage Power Optimization by Redundant Resource Allocation Min Ni and Seda Ogrenci.

EECS Department, Northwestern University, Evanston Thermal-Induced Leakage Power Optimization by Redundant Resource Allocation Min Ni and Seda Ogrenci.
Leakage Components and Their Measurement

Leakage Components and Their Measurement
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

Similar presentations

Ads by Google