Presentation is loading. Please wait.

Presentation is loading. Please wait.

Η Μικροαρχιτεκτονική Πέθανε. Ζήτω η Μικροαρχιτεκτονική! Η Μικροαρχιτεκτονική Πέθανε. Ζήτω η Μικροαρχιτεκτονική! Christos Kozyrakis Stanford University.

Published byJacob Miller Modified over 9 years ago

Similar presentations

Presentation on theme: "Η Μικροαρχιτεκτονική Πέθανε. Ζήτω η Μικροαρχιτεκτονική! Η Μικροαρχιτεκτονική Πέθανε. Ζήτω η Μικροαρχιτεκτονική! Christos Kozyrakis Stanford University."— Presentation transcript:

1 Η Μικροαρχιτεκτονική Πέθανε. Ζήτω η Μικροαρχιτεκτονική! Η Μικροαρχιτεκτονική Πέθανε. Ζήτω η Μικροαρχιτεκτονική! Christos Kozyrakis Stanford University http://csl.stanford.edu/~christos Panel at ISCA – June 2010 EU-required translation to Greek

2 What is Microarchicture? Microarchitecture ArchitectureDesign Energy, manufacturability, reliability, new memory & communication tech, … New apps (physics, graphics, AI/ML,…), new use cases (mobile, cloud, …),, security, parallelism, programmability, … Pipelining, branch prediction, OOO logic,… Will change radically along with arch & design!

3 Business as Usual? Not an Option! [Azizi et al, ISCA’10] 2-issue ooo2-issue in-order The space of (energy) efficient uarchs is small! Systematic study of uarch, circuits, and DVFS

4 Still Lots of Untapped Efficiency [Hameed et al, ISCA’10] Study of programmable cores Vs ASIC for H.264 Simply scaling #, type, and details of cores is not enough… Data parallelism is a big improvement; embrace it… Need to rethink instruction & data fetch to reach ASIC efficiencies. Can we maintain programmability?

5 We Can even Help with Admahl’s Law [Sanchez et al, ASPLOS’10] ISA+uArch support for scheduling fine-grain tasks Using reg-to-reg messages that trigger user-level exceptions Every else is software (queues & scheduling algorithm) QueuesAppStealingStarved 31x26x 5x faster than SW scheduling Keeping HW simple is cheaper and faster… What are the basic ISA+uarch primitives for parallelism?

6 So is Microarchitecture Dead? No, but it’s not the king either! It’s a democracy with 3 government braches Architecture ↔ Microarchitecture ↔ Design Lots of exciting opportunities ahead If we work across all 3 of them Greek: δημοκρατία (origin) French: démocratie

7 Backup Slides Differences from Steve Differences from Yale Sensitivity to panelists’ order Uarch can stop the oil spill Live World Cup feed Intimidating technical issue #6 OMG, they killed Kenny Who is Keyzer Soze Talking cat on Youtube The meaning of life

Download ppt "Η Μικροαρχιτεκτονική Πέθανε. Ζήτω η Μικροαρχιτεκτονική! Η Μικροαρχιτεκτονική Πέθανε. Ζήτω η Μικροαρχιτεκτονική! Christos Kozyrakis Stanford University."

Similar presentations

U Computer Systems Research: Past and Future u Butler Lampson u People have been inventing new ideas in computer systems for nearly four decades, usually.

U Computer Systems Research: Past and Future u Butler Lampson u People have been inventing new ideas in computer systems for nearly four decades, usually.
1 Lecture 11: Modern Superscalar Processor Models Generic Superscalar Models, Issue Queue-based Pipeline, Multiple-Issue Design.

1 Lecture 11: Modern Superscalar Processor Models Generic Superscalar Models, Issue Queue-based Pipeline, Multiple-Issue Design.
Fall 2012SYSC 5704: Elements of Computer Systems 1 MicroArchitecture Murdocca, Chapter 5 (selected parts) How to read Chapter 5.

Fall 2012SYSC 5704: Elements of Computer Systems 1 MicroArchitecture Murdocca, Chapter 5 (selected parts) How to read Chapter 5.
Computer Structure 2014 – Out-Of-Order Execution 1 Computer Structure Out-Of-Order Execution Lihu Rappoport and Adi Yoaz.

Computer Structure 2014 – Out-Of-Order Execution 1 Computer Structure Out-Of-Order Execution Lihu Rappoport and Adi Yoaz.
Federation: Repurposing Scalar Cores for Out- of-Order Instruction Issue David Tarjan*, Michael Boyer, and Kevin Skadron* University of Virginia Department.

Federation: Repurposing Scalar Cores for Out- of-Order Instruction Issue David Tarjan*, Michael Boyer, and Kevin Skadron* University of Virginia Department.
Thread Criticality Predictors for Dynamic Performance, Power, and Resource Management in Chip Multiprocessors Abhishek Bhattacharjee Margaret Martonosi.

Thread Criticality Predictors for Dynamic Performance, Power, and Resource Management in Chip Multiprocessors Abhishek Bhattacharjee Margaret Martonosi.
Microprocessors General Features To be Examined For Each Chip Jan 24 th, 2002.

Microprocessors General Features To be Examined For Each Chip Jan 24 th, 2002.
Microprocessor Performance, Phase II Yale Patt The University of Texas at Austin STAMATIS Symposium TU-Delft September 28, 2007.

Microprocessor Performance, Phase II Yale Patt The University of Texas at Austin STAMATIS Symposium TU-Delft September 28, 2007.
Microarchitecture is Dead AND We must have a multicore interface that does not require programmers to understand what is going on underneath.

Microarchitecture is Dead AND We must have a multicore interface that does not require programmers to understand what is going on underneath.
Some Opportunities and Obstacles in Cross-Layer and Cross-Component (Power) Management Onur Mutlu NSF CPOM Workshop, 2/10/2012.

Some Opportunities and Obstacles in Cross-Layer and Cross-Component (Power) Management Onur Mutlu NSF CPOM Workshop, 2/10/2012.
Microarchitectural Approaches to Exceeding the Complexity Barrier © Eric Rotenberg 1 Microarchitectural Approaches to Exceeding the Complexity Barrier.

Microarchitectural Approaches to Exceeding the Complexity Barrier © Eric Rotenberg 1 Microarchitectural Approaches to Exceeding the Complexity Barrier.
1 Burroughs B5500 multiprocessor. These machines were designed to support HLLs, such as Algol. They used a stack architecture, but part of the stack was.

1 Burroughs B5500 multiprocessor. These machines were designed to support HLLs, such as Algol. They used a stack architecture, but part of the stack was.
Computer Architecture 2011 – Out-Of-Order Execution 1 Computer Architecture Out-Of-Order Execution Lihu Rappoport and Adi Yoaz.

Computer Architecture 2011 – Out-Of-Order Execution 1 Computer Architecture Out-Of-Order Execution Lihu Rappoport and Adi Yoaz.
Supporting Systolic and Memory Communication in iWarp (Borkar et al. 1990) presented by Vasily Volkov CS258, Spring 2008, UC Berkeley.

Supporting Systolic and Memory Communication in iWarp (Borkar et al. 1990) presented by Vasily Volkov CS258, Spring 2008, UC Berkeley.
Analysis Stage (Phase I) The goal: understanding the customer's requirements for a software system. n involves technical staff working with customers n.

Analysis Stage (Phase I) The goal: understanding the customer's requirements for a software system. n involves technical staff working with customers n.
Computer Architecture 2011 – out-of-order execution (lec 7) 1 Computer Architecture Out-of-order execution By Dan Tsafrir, 11/4/2011 Presentation based.

Computer Architecture 2011 – out-of-order execution (lec 7) 1 Computer Architecture Out-of-order execution By Dan Tsafrir, 11/4/2011 Presentation based.
Multiscalar processors

Multiscalar processors
On How to Talk Mihai Budiu Monday seminar, Apr 12, 2004.

On How to Talk Mihai Budiu Monday seminar, Apr 12, 2004.
Synergistic Processing In Cell’s Multicore Architecture Michael Gschwind, et al. Presented by: Jia Zou CS258 3/5/08.

Synergistic Processing In Cell’s Multicore Architecture Michael Gschwind, et al. Presented by: Jia Zou CS258 3/5/08.
Research Directions for On-chip Network Microarchitectures Luca Carloni, Steve Keckler, Robert Mullins, Vijay Narayanan, Steve Reinhardt, Michael Taylor.

Research Directions for On-chip Network Microarchitectures Luca Carloni, Steve Keckler, Robert Mullins, Vijay Narayanan, Steve Reinhardt, Michael Taylor.

Similar presentations

Ads by Google