1. EL 3101 EL310 Hardware Description Languages Spring 2015 Instructor: Ilker Hamzaoglu Teaching Assistant: Ercan Kalalı Web Site: http://people.sabanciuniv.edu/~hamzaoglu/el310/el310.htmhttp://people.sabanciuniv.edu/~hamzaoglu/el310/el310.htm

2. EL 3102 Course Schedule EL 310 3.00 HW Description Languages W 10:40 am - 12:30 pm FENS L035 R 2:40 pm - 4:30 pm FENS L047 EL 310L 0.00 HW Desc. Lang. Lab. F 4:40 pm - 5:30 pm FENS L065

3. EL 3103 Course Description This course introduces modeling digital circuits using Hardware Description Languages (HDL). It then introduces Verilog HDL and covers behavioral modeling and verification of digital circuits using Verilog HDL. It then covers RTL modeling with Verilog and logic synthesis to standard cell libraries and FPGAs. In this course, students will also gain practical design experience by using Mentor Graphics Modelsim, Xilinx XST and Xilinx ISE CAD tools to design and implement several digital circuits.

4. EL 3104 References Lecture Slides Textbooks –A Verilog HDL Primer, Jayaram Bhasker, Star Galaxy Publishing, Third Edition, 2005 –Verilog HDL Synthesis: A Practical Primer, Jayaram Bhasker, Star Galaxy Publishing, 1998

5. EL 3105 Reference Books HDL Chip Design: A Practical Guide for Designing, Synthesizing and Simulating ASICs and FPGAs Using VHDL or Verilog, Douglas J. Smith, Doone Publications, 1998 Verilog HDL: A Guide to Digital Design and Synthesis, Samir Palnitkar, Prentice Hall, Second Edition, 2003 Real World FPGA Design with Verilog, Ken Coffman, Prentice Hall, 2000 Advanced FPGA Design, Steve Kilts, Wiley-IEEE Press, 2007

6. EL 3106 Tentative Schedule Introduction Digital Design with Verilog Verilog Language Elements Gate-Level Modeling with Verilog Behavioral Modeling with Verilog Testbench Design with Verilog Logic Synthesis, Standard Cell Libraries Field Programmable Gate Arrays (FPGA) RTL Modeling with Verilog Verilog RTL Model Optimizations Design Verification

7. EL 3107 Grading Attendance 5% Lab Assignments (4) 35% (Lab1 5%, Lab2 10%, Lab3 10%, Lab4 10%) Midterm Exam 30% Final Exam 30% Midterm exam will be on Thursday, April 2. Students will work in groups of two for the lab assignments. Cheating in the lab assignments and exams is not allowed. It will be strongly penalized.