Download presentation
Presentation is loading. Please wait.
Published byPatience McDonald Modified over 9 years ago
1
12th May 2008AIDA FEE Report1 AIDA Front end electronics Report May 2008 Progress Data compression Plan for prototype delivery
2
12th May 2008AIDA FEE Report2 Progress Investigating Buffer and FADC PCB layout Checking detector connection board routing. Specification for utility interface - Metronome Power supply (50W) options – 12v distribution FADC interface DDR to parallel conversion
3
12th May 2008AIDA FEE Report3 Compression Max data rate for FEE Gbit link 60MB/sec. Waveforms are the major contributor to this demand. Compress the waveforms as they are transferred between memories in the FPGA
4
12th May 2008AIDA FEE Report4 Low noise Noisy Periodic Compression for AIDA Compared lossless methods. 8 sample data sets, 3 types. Each file 128MBytes, compressed in 2000 word “chunks”.
5
12th May 2008AIDA FEE Report5 Several techniques looked at. Varying results, all data dependent. Home-grown method as good as others for this data. Knowledge of data format/structure. Compression for AIDA
6
12th May 2008AIDA FEE Report6 Minimum+Offset (MO), Data Dictionary (DD), No Compression (NC). MO usually best, DD best for noisy data. Sometimes NC best. All improved when bit- packed. Recommend Minimum+Offset with fallback to No Compression Compression for AIDA
7
12th May 2008AIDA FEE Report7 Milestones for Prototype FEE delivery Complete Specification : –1 st July 2008 => low risk Complete Schematic and PCB layout : –1 st Aug 2008. => medium risk Deliver 6 FEE cards ( 6 weeks ) : –15 th Sept 2008 => low risk Complete Prototype VHDL : –1 st November 2008 => Medium risk Commission FEE cards : –1 st December 2008 => High risk Design ASIC Mezzanine –1 st Aug 2008. => medium risk Deliver 6 ASIC Mezzanines –15 th Sept 2008 => low risk Complete Kapton board : –1 st Nov 2008 => low risk
8
12th May 2008AIDA FEE Report8
Similar presentations
© 2024 SlidePlayer.com. Inc.
All rights reserved.