Presentation is loading. Please wait.

Presentation is loading. Please wait.

CMOS Schmitt Trigger Test Circuit Mitchell Belser, P.E. Visiting Instructor Department of Computer Engineering Jackson State University

Similar presentations


Presentation on theme: "CMOS Schmitt Trigger Test Circuit Mitchell Belser, P.E. Visiting Instructor Department of Computer Engineering Jackson State University"— Presentation transcript:

1 CMOS Schmitt Trigger Test Circuit Mitchell Belser, P.E. Visiting Instructor Department of Computer Engineering Jackson State University mbelser@ieee.org

2 What is a Schmitt Trigger A type of comparator. A comparator is an electronic circuit whose output state changes when its input reaches a certain value. A comparator’s output state will change at the same input value whether the input voltage is increasing or decreasing. A noisy signal can cause the output to change state randomly.

3 Schmitt Trigger Operation The Schmitt trigger is a comparator circuit that has two threshold voltages. When the input is higher than the upper threshold, the output is high. When the input is lower than the lower threshold, the output is low.

4 Schmitt Trigger Operation The Schmitt trigger employs positive feedback. When the input is between the two thresholds the output state does not change. The difference between the two thresholds is the hysteresis..

5 Schmitt Trigger Transfer Curve

6 Schmitt Trigger History The Schmitt trigger was first invented by Otto H. Schmitt in the 1934. Vacuum Tube based design. A Thermionic Trigger, Journal of Scientific Instruments, 15 January 1938 pg 24-26

7 Schmitt Trigger

8 Schmitt Trigger Implementations Comparator with positive feedback Bipolar transistor Schmitt trigger CMOS transistor Schmitt trigger

9 Comparator with Positive Feedback

10 Bipolar Schmitt Trigger Upper switching point voltage: Vth = R4/(R4+R3)*Vdd Lower switching point voltage: Vtl = R4/(R4+R2)*Vdd

11 CMOS Schmitt Trigger Upper switching point voltage: β1/ β3 = W1L3 / W3L1 Lower switching point voltage: β5/ β6 = W5L6 / W6L5

12 Applications Input buffers for digital signals. Crystal oscillator circuits. Clean up noisy signals (switch debounce). Speed up signals with slow edges.

13 Problem Description and Motivation for Improvement The conventional method for characterizing a CMOS Schmitt trigger is to ramp up the input voltage until the output state changes. The input voltage that results in the output changing state is the high threshold voltage VTH. In a similar manner, the low threshold voltage VTL is determined by reducing the input voltage until a state change occurs at the output. This method is widely used. The major draw back is the time that is required to search for the input voltage that results in a state change at the output. The proposed method would eliminate the need to perform a ramp search and thus greatly reduce the time needed to determine the switching threshold voltage levels.

14 Specific Improvements Innovation : A CMOS Schmitt trigger circuit containing additional test circuitry that allows trigger voltage levels to be detected at the input without needing to ramp the input voltage. Important components of innovation: The test circuitry consists of combinational logic and a CMOS switch. Digital input signals determine whether the high or low threshold voltage is measurable.

15 Traditional Schmitt Trigger Circuit

16 Schmitt Trigger Showing Effect of Test Circuitry ► Test circuitry is shown in blue. ► Asserting test mode and vih input results in sout being shorted to the input. The gates of the feedback transistors are driven to vdd. The input is regulated to the high threshold voltage VTH. ► Asserting test mode and vil input results in sout being shorted to the input. The gates of the feedback transistors are driven to gnd. The input is regulated to the low threshold voltage VTL. ► In normal operating mode the test circuitry has no effect on Schmitt trigger operation.

17 Advantages of This Method Typical method requires input to be driven and output voltage to be monitored in order to determine the switching threshold voltage levels. Test circuitry allow thresholds to be measured at the input without driving input or monitoring the output. Simply setting a digital input causes the threshold voltage to be present on the input pin of the Schmitt trigger.. Simplifies test program and reduces test time resulting in increased profit margin.

18 Measurement Data PartVDDSTATICRAMPFrequency C VCL-A4-5 VTHVTLVTHVTL 5 V4.212.924.23.081 4.243.041k 3.3 V2.631.692.641.841 2.641.761k A VCL-A4-35 V4.222.984.243.121 4.283.061k 3.3 V2.641.732.661.801 2.641.721k

19 Measurement Waveforms VDD= 3.3V Ramp frequency = 1kHz

20

21 Summary Schmitt trigger threshold test circuit. Measure rising and falling threshold levels. Ramping input and monitoring output state is no longer necessary. Reduction in test time. Increase in profit due to reduction in test time.


Download ppt "CMOS Schmitt Trigger Test Circuit Mitchell Belser, P.E. Visiting Instructor Department of Computer Engineering Jackson State University"

Similar presentations


Ads by Google