Presentation is loading. Please wait.

Presentation is loading. Please wait.

ILC Tracking R&D at SCIPP SiD Workshop Thursday, June 3 2010 Bruce Schumm Santa Cruz Institute for Particle Physics.

Similar presentations


Presentation on theme: "ILC Tracking R&D at SCIPP SiD Workshop Thursday, June 3 2010 Bruce Schumm Santa Cruz Institute for Particle Physics."— Presentation transcript:

1 ILC Tracking R&D at SCIPP SiD Workshop Thursday, June 3 2010 Bruce Schumm Santa Cruz Institute for Particle Physics

2 Faculty/Senior Vitaliy Fadeyev Bruce Schumm Collaborators Rich Partridge Takashi Maruyama Tom Markiewicz (SLAC) Students Alex Bogert ** Jerome Carman * London Chappel… Kelsey Collier Spencer Key Donish Khan Omar Moreno Jared Newmiller Dale Owens Sheena Schier Matt Stanton Dustin Stolp * Aaron Taylor Capella Yee The SCIPP/UCSC ILC R&D GROUP Lead Engineer: Ned Spencer Technical Staff: Max Wilder Forest Martinez-McKinney * 2010 Senior thesis (graduation requirement) !Carman thesis wins Chancellor’s Award! ** CERN will support summer 2010

3 OUTLINE OF SCIPP ILC R&D PROGRAM LSTFE Front-End ASIC Optimized for ILC (long ladders for barrel; high rates for forward tracking) Applicable to both SiD and ILD SiD KPIX/Double-Metal Development SiD baseline; alternative to LSTFE SCIPP has done group’s sensor testing, now beginning critical systems tests

4 Fundamental (“Generic”) R&D Use of charge division for longitudinal coordinate (with Rich Partridge) Solid-state noise sources SiD Simulation Projects (Not in talk) Tracking and momentum reconstruction validation Non-prompt signatures OUTLINE (Continued)

5 The LSTFE ASIC

6 1-3  s shaping time (LSTFE-I is ~1.2  s); analog measurement is Time-Over-Threshold Process: TSMC 0.25  m CMOS The LSTFE ASIC

7 FIFO (Leading and trailing transitions) Low Comparator Leading-Edge-Enable Domain Proposed LSTFE Back-End Architecture Clock Period  = 400 nsec Event Time 8:1 Multi- plexing (  clock = 50 ns)

8 LSTFE-II Prototype Optimized for 80cm ladder (ILD barrel application) Institute “analog memory cells” to improve power- cycling switch-on from 30 msec to 1 msec (problems!) Improved environmental isolation Additional amplification stage to improve S/N, control of shaping time, and channel-to-channel matching Improved control of return-to-baseline for < 4 mip signals (time-over-threshold resolution) 128 Channels (256 comparators) read out at 3 MHz, multiplexed onto 8 LVDS outputs Testing underway in SCIPP lab

9 LSTFE-II Performance: Time-Over- Threshold vs. Injected Charge Omar Moreno

10 Use of KPiX as a Tracking Chip

11 The SiD KPIX/Double-Metal Baseline Design 10cm 2 modules tessellate the five barrel tracking layers Traces on 2 nd (surface) metal layer to two 1024-node bump-bonding arrays

12 SCIPP attempting to explore whether Mounting KPiX on surface of sensor leads to digital  analog feed-through It has proved difficult to mount KPiX7 onto prototype sensors (passivation between two metal layers fails during bonding) Forest M.M.: Arranged for bonding with private firm (H&K); then cut shorted traces with laser

13 Connectivity After Severing Traces Pad to Pad old R(Ohms) New R(Ohms) --------------------------------------------- AVdd to CLK(-) 74.8 3.4M AVdd to CLK(+) 174.2 3.2M AVdd to DVdd 29.6 40K Vref to AGND 2.7 101.1 Vref to DGND 14.6 102 AGND to DGND 16 12.6** DVDD to CLK(-) 75.1 1.4M DVDD to CLK(+) 173.3 1.6M **This ohmic connection seems to be through the IC and is not from damage during bonding. Next step: build enclosure for assembly and begin to read out (summer)

14 Triggering on Minimum- Ionizing Particles

15 Threshold corresponding to the average pulse height for the given injected charge. 10fC injected9fC injected8fC injected 4fC injected Mean Threshold: Example channel 63

16 Charge in Coulombs offset gain Example Channel 63

17 0-Charge Input Offset (mV) by Channel (x10) Offset in mV for no input charge Gain ~4 mV/fC Next step: Interface with pulse-development simulation to confirm min-I operability

18 Charge Division for Silicon Strip Sensors

19

20

21

22

23

24 Final step: practical detectors are not isolated strips. Include two nearest-neighbors in simulation: Network effects lead to ~5% reduction in longitudinal resolution.

25 Readout Noise for Linear Collider Applications

26 Use of silicon strip sensors at the ILC tend towards different limits than for hadron collider or astrophysical applications:  Long shaping time  Resistive strips (narrow and/or long) But must also achieve lowest possible noise to meet ILC resolution goals. How well do we understand Si strip readout noise, particularly for resistive networks? How can we minimize noise for resistive networks?

27 Standard Form for Readout Noise (Spieler) Series Resistance Amplifier Noise (series)Amplifier Noise (parallel) Parallel Resistance F i and F v are signal shape parameters that can be determined from average scope traces.

28 Expected Noise for Custom-Biased L00 Ladder Spieler formula suggests that series noise should dominate for ladders of greater than 5 or so sensors.

29 CDF L00 Sensor “Snake” CDF L00 “Snake” LSTFE1 chip on Readout Board

30 Readout Noise Results Relative to prior results, have explored “center- tapping” (reading out from center of chain rather than end. Naïve expectation Expectation with measured shape factors F i, F v Measured (end readout) Measured (center-tap)

31 Summary of Findings Reading out from ladder from end: Significantly less noise observed than expected (network effects ignored in formulation of expectation?) Reading out from middle (“center tap”): Noise seems further reduced (~20%) for lengths for which series noise dominates Will explore with P-SPICE simulation…

32 AUGUST 2010 MILESTONES  Evaluation of channel-to-channel variations in KPIX-9  Exploration of attachment of KPIX-7 to prototype sensor using cutting laser to mitigate shorts from over-glass failure  Initial characterization of LSTFE-II chip  Estimation of longitudinal resolution from resistive charge division measurement of readout noise in the series-resistance limit, including both end- and center-readout  Simulation studies supporting the design of a high-fluence electromagnetic radiation damage study of various silicon sensors  Acquisition and characterization of sensor samples to be used in damage studies  Simulation studies of SiD tracking efficiency performance in forward region

33 AUGUST 2011 MILESTONES  Characterization of 'analog memory' test structures and assessment of suitability for implementation of power-cycling for LSTFE  Assessment of effects of digital/analog interference effect in KPIX/double-metal assembly  PSpice simulation of series-noise readout limit and comparison with observation  Publication of charge-division results  Test-beam study of radiation damage to various silicon sensor types  Simulation studies of SiD momentum reconstruction performance in forward region

34 AUGUST 2012 MILESTONES  Re-optimization (for forward region) and fabrication of LSTFE ASIC.  Follow-up testbeam run to confirm radiation hardness of selected Si sensor  Determination of radial extent of sensitivity for reconstruction kinks fro stau decay in the SiD detector  KPiX/double-metal yield and reliability studies

35 Simulation Studies (ILC Detector Performance)

36 CURVATURE RECONSTRUCTION PERFORMANCE 1.Compare width of Gaussian fit to residuals with two different estimates: Error from square root of appropriate diagonal error matrix element Error from Billoir calculation ( LCDTRK program) 2.Only tracks with all DOF (5 VTX and 5 CT layers) are considered. 3.Require |cos  | < 0.5 Mixture of q/qbar at 500 and 1000 GeV, tau samples at 500 GeV; also use single muons

37 CURVATURE ERROR vs. CURVATURE LCDTRK calculation (no beam constraint) Gaussian fit SiD02 Detector Model

38 Results for Stiff, Central Tracks In terms of  p /p, comparing ,  with p=100 GeV and |cos  | < 0.5 we find   LCDTRK 0.28%0.28% Residuals 0.37%0.39% LOI Result0.33% ----  Delhi group (Kirti Ranjan et al.) looking into developing Kalman Filter fitter

39 SiD Forward Tracking Efficiency Start in central region (|cos  | < 0.7); establish P t cut of 2.0 GeV/c Capella Yee, Scotts Valley High School

40 P t > 2.00.7 < P t < 2.0 Exploring Higher Values of cos  Note: Horizontal axis is -|cos  | (learning how to move stat box!) Capella Yee

41 3-Hit Tracks & Non-Prompt Signatures Probably need 5+1 layers for prompt track If we require 4 hits for non-prompt tracks, sensitive region for kinked tracks is very limited.

42 e.g.: Position-matching for isolated muons (mm) SCIPP algorithm for non-prompt tracks: match 3-hit seeds from tracker with stubs from calorimeter (developed by undergrads Meyer (  U. Chicago), Rice (  UC Irvine) Approximately 60% for 3-hit tracks in Z  qq events Being optimized for non-prompt recon- struction (GMSB signature) by undergraduates Stolp and Bogert. Non-Prompt Tracks and GMSB


Download ppt "ILC Tracking R&D at SCIPP SiD Workshop Thursday, June 3 2010 Bruce Schumm Santa Cruz Institute for Particle Physics."

Similar presentations


Ads by Google