Presentation is loading. Please wait.

Presentation is loading. Please wait.

Heterogeneous FPGA architecture and CAD Peter Jamieson Supervisor: Jonathan Rose.

Published byRose Morris Modified over 9 years ago

Similar presentations

Presentation on theme: "Heterogeneous FPGA architecture and CAD Peter Jamieson Supervisor: Jonathan Rose."— Presentation transcript:

1 Heterogeneous FPGA architecture and CAD Peter Jamieson Supervisor: Jonathan Rose

2 Motivation FPGAs are a popular technology for implementing digital circuits Consist of programmable logic and routing Fabric

3 Modern FPGA Add hard circuit structures to improve speed, area efficiency, and power consumption –Flip-flop –Memory –Multiplier

4 High-level Goals of our Research To improve the speed, area, and power consumption of an FPGA by architecting a better specific circuit To understand and develop algorithms needed to synthesize designs to these types of FPGAs

5 Past Research Odin – Front-end Verilog Synthesis Tool for Heterogeneous FPGAs Used flow to implement Multiplexer to Multiplier mapping

6 Latest Research What if hard structures are not used? Wasted silicon and routing resources (70- 90% of FPGA area from routing)!!! Looking into architecting new heterogeneous FPGA tiles to improve area efficiency

Download ppt "Heterogeneous FPGA architecture and CAD Peter Jamieson Supervisor: Jonathan Rose."

Similar presentations

FPGA (Field Programmable Gate Array)

FPGA (Field Programmable Gate Array)
Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.

Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
A Digital Circuit Toolbox

A Digital Circuit Toolbox
IN2305-II Embedded Programming Lecture 2: Digital Logic.

IN2305-II Embedded Programming Lecture 2: Digital Logic.
Presentation of Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip by Christian Neeb and Norbert Wehn and Workload Driven Synthesis.

Presentation of Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip by Christian Neeb and Norbert Wehn and Workload Driven Synthesis.
A Survey of Logic Block Architectures For Digital Signal Processing Applications.

A Survey of Logic Block Architectures For Digital Signal Processing Applications.
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
Floating-Point FPGA (FPFPGA) Architecture and Modeling (A paper review) Jason Luu ECE University of Toronto Oct 27, 2009.

Floating-Point FPGA (FPFPGA) Architecture and Modeling (A paper review) Jason Luu ECE University of Toronto Oct 27, 2009.
Architecture Design Methodology. 2 The effects of architecture design on metrics:  Area (cost)  Performance  Power Target market:  A set of application.

Architecture Design Methodology. 2 The effects of architecture design on metrics:  Area (cost)  Performance  Power Target market:  A set of application.
EECE579: Digital Design Flows

EECE579: Digital Design Flows
Physical Implementation 1)Manufactured Integrated Circuit (IC) Technologies 2)Programmable IC Technology 3)Other Technologies Other Technologies 1. Off-The-Shelf.

Physical Implementation 1)Manufactured Integrated Circuit (IC) Technologies 2)Programmable IC Technology 3)Other Technologies Other Technologies 1. Off-The-Shelf.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.

FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Logic Synthesis for Programmable Devices Onur Bay & Debatosh Debnath

Logic Synthesis for Programmable Devices Onur Bay & Debatosh Debnath
LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.

LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.
The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays Steven J.

The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays Steven J.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.
1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.

1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.

Similar presentations

Ads by Google