Presentation is loading. Please wait.

Presentation is loading. Please wait.

1 © 2012 MIPS Technologies, Inc. All rights reserved. RTL Flow. Основная идея Юрий Панчул Старший инженер 20 октября 2012 года.

Published byGabriel Stevenson Modified over 9 years ago

Similar presentations

Presentation on theme: "1 © 2012 MIPS Technologies, Inc. All rights reserved. RTL Flow. Основная идея Юрий Панчул Старший инженер 20 октября 2012 года."— Presentation transcript:

1 1 © 2012 MIPS Technologies, Inc. All rights reserved. RTL Flow. Основная идея Юрий Панчул Старший инженер 20 октября 2012 года

2 2 © 2012 MIPS Technologies, Inc. All rights reserved. Код на языке Verilog – простой счетчик module counter ( input clock, input reset, output logic [1:0] n ); always @(posedge clock) begin if (reset) n <= 0; else n <= n + 1; end endmodule

3 3 © 2012 MIPS Technologies, Inc. All rights reserved. Что делает схема

4 4 © 2012 MIPS Technologies, Inc. All rights reserved. Схема после синтеза

5 5 © 2012 MIPS Technologies, Inc. All rights reserved. Схема после синтеза - крупнее

6 6 © 2012 MIPS Technologies, Inc. All rights reserved. Waveform - симуляция

7 7 © 2012 MIPS Technologies, Inc. All rights reserved. At the core of the user experience ® Спасибо! MIPS, MIPS32, MIPS64, MIPS-Based, MIPS-Verified, MIPS Technologies logo are trademarks of MIPS Technologies, Inc. and registered in the U.S. Patent and Trademark Office. MIPS, MIPS32, MIPS64, MIPS-Based, MIPS Logo, MIPS Technologies Logo, Aptiv, microAptiv, interAptiv, proAptiv, CorExtend, Pro Series, microMIPS, M14K, M4K, 4KE, 4KEc, 24K, 24KE, 34K, 74K, 1004K, 1074K, MIPS Navigator, and FS2 are trademarks or registered trademarks of MIPS Technologies, Inc. in the United States and other countries.

Download ppt "1 © 2012 MIPS Technologies, Inc. All rights reserved. RTL Flow. Основная идея Юрий Панчул Старший инженер 20 октября 2012 года."

Similar presentations

//HDL Example 8-2 //------------------------------------------ //RTL description of design example (Fig.8-9) module Example_RTL (S,CLK,Clr,E,F,A);

//HDL Example 8-2 // //RTL description of design example (Fig.8-9) module Example_RTL (S,CLK,Clr,E,F,A);
Counters Discussion D8.3.

Counters Discussion D8.3.
Traffic light contoller using FSM

Traffic light contoller using FSM
CPSC 321 Computer Architecture Andreas Klappenecker

CPSC 321 Computer Architecture Andreas Klappenecker
CDA 3100 Recitation Week 11.

CDA 3100 Recitation Week 11.
Verilog Overview. University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.

Verilog Overview. University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.
Synchronous Sequential Logic

Synchronous Sequential Logic
EE 361 Fall 2003University of Hawaii1 Hardware Design Tips EE 361 University of Hawaii.

EE 361 Fall 2003University of Hawaii1 Hardware Design Tips EE 361 University of Hawaii.
Combinational Logic.

Combinational Logic.
Verilog Descriptions of Digital Systems

Verilog Descriptions of Digital Systems
Table 7.1 Verilog Operators.

Table 7.1 Verilog Operators.
Case Study VLSI 系統設計與高階合成. + + +           + : delay : multiplier: adder … + + + + + … + … … FIR Filter tap=4 IIR Case - Filter (1/8)

Case Study VLSI 系統設計與高階合成           + : delay : multiplier: adder … … + … … FIR Filter tap=4 IIR Case - Filter (1/8)
CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling
Verilog. 2 Behavioral Description initial:  is executed once at the beginning. always:  is repeated until the end of simulation.

Verilog. 2 Behavioral Description initial:  is executed once at the beginning. always:  is repeated until the end of simulation.
FSM Revisit Synchronous sequential circuit can be drawn like below  These are called FSMs  Super-important in digital circuit design FSM is composed.

FSM Revisit Synchronous sequential circuit can be drawn like below  These are called FSMs  Super-important in digital circuit design FSM is composed.
Give qualifications of instructors: DAP

Give qualifications of instructors: DAP
//HDL Example 6-1 //--------------------- //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.

//HDL Example 6-1 // //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.
How to get a Circuit in verilog converted to hspice, connected to the micron package models, and simulating in hspice and hsimplus.

How to get a Circuit in verilog converted to hspice, connected to the micron package models, and simulating in hspice and hsimplus.
Latches and Flip-Flops Discussion D8.1 Section 13-9.

Latches and Flip-Flops Discussion D8.1 Section 13-9.
CSE 370 - Spring 1998 - Verilog for Sequential Systems - 1 Today: Verilog and Sequential Logic zFlip-flops yrepresentation of clocks - timing of state.

CSE Spring Verilog for Sequential Systems - 1 Today: Verilog and Sequential Logic zFlip-flops yrepresentation of clocks - timing of state.

Similar presentations

Ads by Google