Download presentation
Presentation is loading. Please wait.
Published bySamuel Wilkinson Modified over 9 years ago
1
Pass-Transistor Logic
2
AND gate
3
NMOS-only switch
4
VB does not pull up to 2.5V, but 2.5V -VTN Threshold voltage loss causes static power consumption + slower transition
5
Solution 1: Transmission Gate
6
Resistance of Transmission Gate
7
Pass-Transistor Based Multiplexer GND V DD In 1 In 2 SS S S
8
Transmission Gate XOR
9
Delay in Transmission Gate Networks
10
Elmore Delay (Chapter 8)
11
Delay Optimization
12
Transmission Gate Full Adder
13
Solution 2: NMOS Only Logic: Level Restoring Transistor
14
Level Restoring Transistor
15
Solution 3: Single Transistor Pass Gate with V T =0
16
Complimentary Pass Transistor Logic
17
4 Input NAND in CPL
Similar presentations
© 2025 SlidePlayer.com. Inc.
All rights reserved.